T89C5115-RATIM datasheet(90/113 Pages) ATMEL

90 / 113 page

AT89C5115

4128F–8051–05/06

Each of the interrupt sources can be individually enabled or disabled by setting or clear-

ing a bit in the Interrupt Enable register. This register also contains a global disable bit

which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels

by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the

bit values and priority levels associated with each combination.

Table 66. Priority Level bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another

low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt

source.

If two interrupt requests of different priority levels are received simultaneously, the

request of the higher priority level is serviced. If interrupt requests of the same priority

level are received simultaneously, an internal polling sequence determines which

request is serviced. Thus within each priority level there is a second priority structure

determined by the polling sequence, See Table 67.

Table 67. Interrupt Priority Within Level

IPH.x

IPL.x

Interrupt Level Priority

0 (Lowest)

3 (Highest)

Interrupt Name

Interrupt Address Vector

Priority Number

External interrupt (INT0)

0003h

Timer0 (TF0)

000Bh

External interrupt (INT1)

0013h

Timer 1 (TF1)

001Bh

PCA (CF or CCFn)

0033h

UART (RI or TI)

0023h

Timer 2 (TF2)

002Bh

ADC (ADCI)

0043h

T89C5115-RATIM データシート(PDF) 90 Page - ATMEL Corporation

T89C5115-RATIM データシート(HTML) 90 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード