PCF8531USLASH2 datasheet(11/44 Pages) PHILIPS

11 / 44 page

2000 Feb 11

Philips Semiconductors

Product speciﬁcation

× 128 pixel matrix driver

PCF8531

8.17

Addressing

Data is written in bytes into the RAM matrix of the

PCF8531 as illustrated in Figs 5, 6 and 7. The display

RAM has a matrix of 34

× 128 bits. The columns are

addressed by the address pointer. The address ranges are

X 0 to X 127 (7FH) and Y 0 to Y 5 (5H). Addresses

outside of these ranges are not allowed. In vertical

addressing mode (V = 1), the Y address increments after

each byte (see Fig.6). After the last Y address (Y = 4),

Y wraps around to 0 and X increments to address the next

column. In horizontal addressing mode (V = 0), the

X address increments after each byte (see Fig.7). After the

last X address (X = 127), X wraps around to 0 and

Y increments to address the next row. After the very last

address (X = 127 and Y = 4), the address pointers wrap

around to address (X = 0 and Y = 0). It should be noted

that in bank 4 only the LSB (DB0) of the data will be written

into the RAM. The Y address 5 is reserved for icon data

and is not affected by the addressing mode; it should be

noted that in bank 5 only the 5th data bit (DB4) will be

written into the RAM.

handbook, full pagewidth

MGS469

127

X address

icon data

Y address

LSB

MSB

LSB

MSB

LSB

MSB

Fig.5 RAM format and addressing.

handbook, full pagewidth

MGS470

icon data

638

639

127

X address

Y address

Fig.6 Sequence of writing data bytes into RAM with vertical addressing (V = 1).

PCF8531U/2 データシート(PDF) 11 Page - NXP Semiconductors

PCF8531U/2 データシート(HTML) 11 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

データシートダウンロード