データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC855T データシート(PDF) 39 Page - Freescale Semiconductor, Inc

部品番号 MPC855T
部品情報  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC855T データシート(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MPC855T Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 80 page
background image
MPC860 Family Hardware Specifications, Rev. 7
Freescale Semiconductor
39
Bus Signal Timing
Table 12 shows the reset timing for the MPC860.
Figure 31 shows the reset timing for the data bus configuration.
Table 12. Reset Timing
Num
Characteristic
33 MHz
40 MHz
50 MHz
66 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
R69
CLKOUT to HRESET high
impedance
20.00
20.00
20.00
20.00
ns
R70
CLKOUT to SRESET high
impedance
20.00
20.00
20.00
20.00
ns
R71
RSTCONF pulse width
515.1
5
425.0
0
340.0
0
257.5
8
ns
R72
R73
Configuration data to HRESET rising
edge setup time
504.5
5
425.0
0
350.0
0
277.2
7
ns
R74
Configuration data to RSTCONF
rising edge setup time
350.0
0
350.0
0
350.0
0
350.0
0
ns
R75
Configuration data hold time after
RSTCONF negation
0.00
0.00
0.00
0.00
ns
R76
Configuration data hold time after
HRESET negation
0.00
0.00
0.00
0.00
ns
R77
HRESET and RSTCONF asserted to
data out drive
25.00
25.00
25.00
25.00
ns
R78
RSTCONF negated to data out high
impedance
25.00
25.00
25.00
25.00
ns
R79
CLKOUT of last rising edge before
chip three-state HRESET to data out
high impedance
25.00
25.00
25.00
25.00
ns
R80
DSDI, DSCK setup
90.91
75.00
60.00
45.45
ns
R81
DSDI, DSCK hold time
0.00
0.00
0.00
0.00
ns
R82
SRESET negated to CLKOUT rising
edge for DSDI and DSCK sample
242.4
2
200.0
0
160.0
0
121.2
1
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com