データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M65KA512AB データシート(PDF) 6 Page - STMicroelectronics

部品番号 M65KA512AB
部品情報  512Mbit (4 Banks x 8M x 16), 133 MHz Clock Rate, Bare Die, 1.8 V Supply, Low Power SDRAM
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M65KA512AB データシート(HTML) 6 Page - STMicroelectronics

Back Button M65KA512AB Datasheet HTML 2Page - STMicroelectronics M65KA512AB Datasheet HTML 3Page - STMicroelectronics M65KA512AB Datasheet HTML 4Page - STMicroelectronics M65KA512AB Datasheet HTML 5Page - STMicroelectronics M65KA512AB Datasheet HTML 6Page - STMicroelectronics M65KA512AB Datasheet HTML 7Page - STMicroelectronics M65KA512AB Datasheet HTML 8Page - STMicroelectronics M65KA512AB Datasheet HTML 9Page - STMicroelectronics M65KA512AB Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 55 page
background image
Description
M65KA512AB
6/55
1
Description
The M65KA512AB is a 512 Mbit Low Power Synchronous DRAM (SDRAM). The memory
array is organized as 4 Banks of 8,388,608 words of 16 bits each.
The LPSDRAM achieves low power consumption and high-speed data transfer using the
pipeline architecture.
The device architecture is illustrated in Figure 2: Functional block diagram. It uses Burst
mode to read and write data. It is capable of one, two, four, eight-word and full-page,
sequential and interleaved Burst.
To minimize current consumption during self-refresh operations, the M65KA512AB includes
three mechanisms configured via the Extended Mode Register:
Automatic Temperature Compensated Self Refresh (ATCSR) used to adapt the refresh
time according to the operating temperature (see Table 5: Extended mode Register
definition)
Partial Array Self Refresh (PASR) performs a limited refresh of part of the PSRAM
memory array. This area can be configured to half bank, a quarter of bank, one bank,
two banks or all banks. This mechanism allows to reduce the device Standby current by
refreshing only the part of the memory array that contains essential data.
The Deep Power-Down (DPD) mode completely halts the refresh operation and
achieves minimum current consumption by cutting off the supply voltage from the
whole memory array.
The device is programmable through two registers, the Mode Register and the Extended
Mode Register:
The Mode Register is used to select the CAS Latency, the Burst Type (sequential,
interleaved) and the Burst Length (1-, 2-, 4-, 8-word width or full page) through
programming the A6 to A4 bits, the A3 bit and the A2 to A0 bits, respectively (see
Table 4).
The Extended Mode Register is used to program the low-power features (PASR,
ATCSR) and Driver Strength) to reduce the current consumption during the Self
Refresh operations. For more details, refer to Table 5: Extended mode Register
definition, and to Section 4.2: Extended Mode Register Set command.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com