| データシートサーチシステム |
|
ST7LITE49M データシート(PDF) 64 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49M データシート(HTML) 64 Page - STMicroelectronics |
|
64 / 188 page ![]() Power saving modes ST7LITE49M 64/188 Figure 29. Halt timing overview 1. A reset pulse of at least 42µs must be applied when exiting from Halt mode. Figure 30. Halt mode flowchart 1. WDGHALT is an option bit. See option byte section for more details. 2. Peripheral clocked with an external clock source can still be active. 3. Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 17: Interrupt mapping for more details. 4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped. 5. The CPU clock must be switched to 1MHz (RC/8) or AWU RC before entering Halt mode. HALT RUN RUN 256 CPU CYCLE DELAY RESET OR INTERRUPT HALT INSTRUCTION FETCH VECTOR [Active Halt disabled] HALT INSTRUCTION RESET INTERRUPT 3) Y N N Y CPU OSCILLATOR PERIPHERALS 2) IBIT OFF OFF 0 OFF FETCH RESET VECTOR OR SERVICE INTERRUPT CPU OSCILLATOR PERIPHERALS IBIT ON OFF X 4) ON CPU OSCILLATOR PERIPHERALS IBITS ON ON X 4) ON 256 CPU CLOCK CYCLE DELAY 5) WATCHDOG ENABLE DISABLE WDGHALT 1) 0 WATCHDOG RESET 1 (Active Halt disabled) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |