データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STW5098BBLR データシート(PDF) 30 Page - STMicroelectronics

部品番号 STW5098BBLR
部品情報  Dual low power asynchronous stereo audio Codec with integrated power amplifiers
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW5098BBLR データシート(HTML) 30 Page - STMicroelectronics

Back Button STW5098BBLR Datasheet HTML 26Page - STMicroelectronics STW5098BBLR Datasheet HTML 27Page - STMicroelectronics STW5098BBLR Datasheet HTML 28Page - STMicroelectronics STW5098BBLR Datasheet HTML 29Page - STMicroelectronics STW5098BBLR Datasheet HTML 30Page - STMicroelectronics STW5098BBLR Datasheet HTML 31Page - STMicroelectronics STW5098BBLR Datasheet HTML 32Page - STMicroelectronics STW5098BBLR Datasheet HTML 33Page - STMicroelectronics STW5098BBLR Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 85 page
background image
Control registers
STw5098
30/85
Caution:
In the following
Section 5: Control registers, reference to each entity is omitted. Each entity
of the STw5098 has the same register set.
5.2
Supply and power control
CR#
(hex)
Description
D7D6D5D4D3D2D1D0
Def.
CR0
(00h)
Supply & power
control #1
POWER
UP
ENANA
ENAMCK
ENOSC
ENPLL
ENHSD
A24V
D12V
0000
0000
CR1
(01h)
Power control #2
ENADCL
ENADCR
ENDACL
ENDACR
ENMICL
ENMICR
ENLINL
ENLINR
0000
0000
CR2
(02h)
Power control #3
ENLOL
ENLOR
ENHPL
ENHPR
ENH
PVCM
ENLS
ENMIXL
ENMIXR
0000
0000
Table 3.
CR0 description
Bits
Name
Val.
CR0 description
Def.
7POWERUP
1
0
All the enabled analog and digital blocks are in power up
All the device is in power down
0
6
ENANA
1
0
The analog blocks can be enabled
All the analog blocks are in power down
0
5ENAMCK
1
0
AMCK clock input pin is enabled
AMCK clock input pin is disabled
0
4ENOSC
1
0
The Internal oscillator is enabled.
The analog blocks use oscillator clock
The internal oscillator is in power down
0
3ENPLL
1
0
The PLL is enabled
The PLL is in power down
0
2
ENHSD
1
0
The headset plug-in detector is enabled
The headset plug-in detector is disabled
0
1A24V
1
0
Analog supply pins voltage range is 2.4V<VCCA<2.7V
Analog supply pins voltage range is 2.7V<VCCA<3.3V
0
0D12V
1
0
Digital I/O pin voltage range is 1.2V<VCCIO<1.8V
Digital I/O pin voltage range is 1.71V<VCCIO<VCC
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com