AD9626 datasheet(9/36 Pages) AD

9 / 36 page

AD9626

Rev. 0 | Page 9 of 36

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

PIN 1

INDICATOR

DA6

DA7

DA8

DA9

DA10

(MSB) DA11

DRVDD

DRGND

OVRA

(LSB) DB0

DB1

DB2

DB3

DB4

35 VIN+

36 VIN–

37 AVDD

38 AVDD

39 AVDD

40 CML

41 AVDD

42 AVDD

34 AVDD

33 AVDD

32 AVDD

31 RBIAS

30 AVDD

29 PWDN

TOP VIEW

(Not to Scale)

PIN 0 (EXPOSED PADDLE) = AGND

AD9626

Figure 4. Pin Configuration

Table 7. Single Data Rate Mode Pin Function Descriptions

Pin No.

Mnemonic

Description

30, 32, 33, 34, 37, 38,

39, 41, 42, 43, 46

AVDD

1.8 V Analog Supply.

7, 24, 47

DRVDD

1.8 V Digital Output Supply.

AGND1

Analog Ground.

8, 23, 48

DRGND1

Digital Output Ground.

VIN+

Analog Input—True.

VIN−

Analog Input—Complement.

CML

Common-Mode Output Pin. Enabled through the SPI, this pin provides a reference for the

optimized internal bias voltage for VIN+/VIN−.

CLK+

Clock Input—True.

CLK−

Clock Input—Complement.

RBIAS

Set Pin for Chip Bias Current. (Place 1% 10 kΩ resistor terminated to ground.) Nominally 0.5 V.

RESET

CMOS-Compatible Chip Reset (Active Low).

SDIO/DCS

Serial Port Interface (SPI) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select

(External Pin Mode).

SCLK/DFS

Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode).

CSB

Serial Port Chip Select (Active Low).

PWDN

Chip Power-Down.

DCO−

Data Clock Output—Complement.

DCO+

Data Clock Output—True.

DA0 (LSB)

Output Port A Output Bit 0 (LSB).

DA1

Output Port A Output Bit 1.

DA2

Output Port A Output Bit 2.

DA3

Output Port A Output Bit 3.

DA4

Output Port A Output Bit 4.

DA5

Output Port A Output Bit 5.

DA6

Output Port A Output Bit 6.

DA7

Output Port A Output Bit 7.

AD9626 データシート(PDF) 9 Page - Analog Devices

AD9626 データシート(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

データシートダウンロード