 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AD9626 データシート(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9626 データシート(HTML) 3 Page - Analog Devices |
|
|
3 / 36 page  AD9626 Rev. 0 | Page 3 of 36 SPECIFICATIONS DC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = −40°C, TMAX = +85°C, fIN = −1.0 dBFS, full scale = 1.25 V, single port output mode, DCS enabled, unless otherwise noted. Table 1. AD9626-170 AD9626-210 AD9626-250 Parameter1 Temp Min Typ Max Min Typ Max Min Typ Max Unit RESOLUTION 12 12 12 Bits ACCURACY No Missing Codes Full Guaranteed Guaranteed Guaranteed Offset Error 25°C 4.0 4.0 4.0 mV Full −12 +12 −12 +12 −12 +12 mV Gain Error 25°C 1.4 1.4 1.4 % FS Full −2.1 +4.5 −2.1 +4.5 −2.1 +4.5 % FS Differential Nonlinearity (DNL) 25°C 0.3 0.3 0.3 LSB Full −0.6 +0.6 −0.6 +0.6 −0.6 +0.6 LSB Integral Nonlinearity (INL) 25°C 0.7 0.6 0.7 LSB Full −1.4 +1.4 −1.1 +1.1 −1.7 +1.7 LSB TEMPERATURE DRIFT Offset Error Full ±8 ±8 ±8 μV/°C Gain Error Full 0.021 0.021 0.021 %/°C ANALOG INPUTS (VIN+, VIN−) Differential Input Voltage Range2 Full 0.98 1.25 1.5 0.98 1.25 1.5 0.98 1.25 1.5 V p-p Input Common-Mode Voltage Full 1.4 1.4 1.4 V Input Resistance (Differential) Full 4.3 4.3 4.3 kΩ Input Capacitance 25°C 2 2 2 pF POWER SUPPLY AVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V DRVDD Full 1.58 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V Supply Currents IAVDD3 Full 134 143 151 161 178 191 mA IDRVDD3/Single Port Mode4 Full 17 18.5 21 22 24 25.5 mA IDRVDD3/Interleaved Mode5 Full 15 18 20 mA Power Dissipation3 Full mW Single Port Mode4 Full 272 291 310 330 364 390 mW Interleaved Mode5 Full 268 304 357 mW Power-Down Mode Supply Currents IAVDD Full 40 40 40 μA IDRVDD Full 170 170 22 170 μA Standby Mode Supply Currents IAVDD Full 19 19 19 mA IDRVDD Full 170 170 22 170 μA 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed. 2 The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the Memory Map section. 3 IAVDD and IDRVDD are measured with a −1 dBFS, 10.3 MHz sine input at rated sample rate. 4 Single data rate mode; this is the default mode of the AD9626. 5 Interleaved mode; user-programmable feature. See the Memory Map section. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
