データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST10F271B データシート(PDF) 147 Page - STMicroelectronics

部品番号 ST10F271B
部品情報  16-bit MCU with 128 Kbyte Flash memory and 8/12 Kbyte RAM
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271B データシート(HTML) 147 Page - STMicroelectronics

Back Button ST10F271B Datasheet HTML 143Page - STMicroelectronics ST10F271B Datasheet HTML 144Page - STMicroelectronics ST10F271B Datasheet HTML 145Page - STMicroelectronics ST10F271B Datasheet HTML 146Page - STMicroelectronics ST10F271B Datasheet HTML 147Page - STMicroelectronics ST10F271B Datasheet HTML 148Page - STMicroelectronics ST10F271B Datasheet HTML 149Page - STMicroelectronics ST10F271B Datasheet HTML 150Page - STMicroelectronics ST10F271B Datasheet HTML 151Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 180 page
background image
ST10F271B/ST10F271E
Electrical characteristics
147/180
Figure 45.
Generation mechanisms for the CPU clock
24.8.3
Clock generation modes
Next
Table 68 associates the combinations of these three bits with the respective clock
generation mode.
1.
The external clock input range refers to a CPU clock range of 1...64 MHz. Besides, the PLL usage is limited
to 4-8MHz. All configurations need a crystal (or ceramic resonator) to generate the CPU clock through the
internal oscillator amplifier (apart from Direct Drive): vice versa, the clock can be forced through an external
clock source only in Direct Drive mode (on-chip oscillator amplifier disabled, so no crystal or resonator can
be used).
2.
The maximum depends on the duty cycle of the external clock signal: when 64MHz is used, 50% duty cycle
shall be granted (low phase = high phase = 7.8ns); when 32MHz is selected a 25% duty cycle can be
accepted (minimum phase, high or low, again equal to 7.8ns).
3.
The limits on input frequency are 4-8MHz since the usage of the internal oscillator amplifier is required.
Also when the PLL is not used and the CPU clock corresponds to FXTAL/2, an external crystal or resonator
shall be used: it is not possible to force any clock though an external clock source.
TCLTCL
TCLTCL
fCPU
fXTAL
fCPU
fXTAL
Phase locked loop operation
Direct Clock Drive
TCL
TCL
fCPU
fXTAL
Prescaler Operation
Table 68.
On-chip clock generator selections
P0.15-13
(P0H.7-5)
CPU Frequency
fCPU = fXTAL x F
External Clock
Input Range 1) 3)
Notes
11
1
FXTAL x 4
4 to 8MHz
Default configuration
11
0
FXTAL x 3
5.3 to 8MHz
See
Table 69
10
1
FXTAL x 8
4 to 8MHz
10
0
FXTAL x 5
6.4 to 8MHz
01
1
FXTAL x 1
1 to 64MHz
Direct Drive (oscillator bypassed)
2)
01
0
FXTAL x 10
4 to 6.4MHz
00
1
FXTAL / 2
4 to 8MHz
CPU clock via prescaler 3)
00
0
FXTAL x 16
4MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com