COUT

IN

EN

OUT

CIN

LP5900SD

Power Ground

1

2

3

4

5

6

PAD

1

A2

B2

B1

A1

IN

OUT

Power Ground

EN

CIN

COUT

LP5900TL

15

LP5900

www.ti.com

SNVS358R – JULY 2005 – REVISED JUNE 2016

Product Folder Links: LP5900

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply

must be well regulated. To ensure that the LP5900 output voltage is well regulated, the input supply must be at

least VOUT + 1 V.

10.2 Layout Examples

Figure 18. DSBGA Layout

Figure 19. WSON Layout

10.3 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in AN-1112 DSBGA Wafer Level

Chip Scale Package (SNVA009). For best results during assembly, alignment ordinals on the PC board may be

used to facilitate placement of the DSBGA device.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the

DSBGA device.