| データシートサーチシステム |
|
STA529Q データシート(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA529Q データシート(HTML) 18 Page - STMicroelectronics |
|
18 / 57 page ![]() Digital processing STA529 18/57 Doc ID 13095 Rev 3 5 Digital processing The STA529 processor block is a digital block providing two channels of audio processing and channel-mapping capability. 5.1 Signal processing flow I2S or stereo ADC data can be selected. The I2S frequency range is 8 kHz to 192 kHz. The ADC sampling frequency can be selected between 8 kHz and 48 kHz. 5.2 I2C interface disable When pin I2CDIS = 1, the SDA, SCL, LRCLKO and BICLKO pins can be pulled high or low to change certain parameters of operation. ● SDA = 0: FFX input comes from ADC SDA = 1: FFX input comes from digital audio interface ● SCL = 0: binary output mode (binary soft start/stop enabled) SCL = 1: phase shift output mode ● LRCLKO = 0: no volume change LRCLKO = 1: channel volume up on both channel ● BICLKO = 0: no volume change BICLKO = 1: channel volume down on both xchannel. At power up, the channel volume is set to -60 dB. When holding pin LRCLKO = 1 and pin BICLKO = 1 simultaneously, the channel volume is set to 0 dB. A high pulse on pin LRCLKO causes a channel volume change of +0.5 dB and a high pulse on pin BICLKO causes a channel volume change of -0.5 dB. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |