データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CB45000 データシート(PDF) 5 Page - STMicroelectronics

部品番号 CB45000
部品情報  HCMOS6 STANDARD CELLS
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

CB45000 データシート(HTML) 5 Page - STMicroelectronics

  CB45000 Datasheet HTML 1Page - STMicroelectronics CB45000 Datasheet HTML 2Page - STMicroelectronics CB45000 Datasheet HTML 3Page - STMicroelectronics CB45000 Datasheet HTML 4Page - STMicroelectronics CB45000 Datasheet HTML 5Page - STMicroelectronics CB45000 Datasheet HTML 6Page - STMicroelectronics CB45000 Datasheet HTML 7Page - STMicroelectronics CB45000 Datasheet HTML 8Page - STMicroelectronics CB45000 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
5/16
CB45000 SERIES
®
I/O BUFFER LIBRARY
The CB45000 does not use traditional I/O cell
design; SGS-THOMSON was one of the pioneers
of the emerging “Flexible I/O” approach and the
CB45000 features variable bonding and a flexible
output transistor scheme based on a predefined
set of I/O transistor subcells.
These subcells can be quickly configured using
metallization layers to conform to a variety of I/O
specifications whilst maintaining optimal ESD
protection
levels
and
latch-up
prevention
characteristics.
The I/O circuitry also includes subcells of
specialized transistors that are used to form the
slew rate control sections of each I/O line.
Current spike suppression logic ensures that
conducting transistors are turned off before the
opposing set are turned on.
The bond pad itself is variable in terms of pitch
and size and even supports staggered bonding
methodologies.
This
is
becoming
far
more
Table 2 Voltage Multipliers
VDD
KV
2.7
1.20
3.0
1.11
3.3
1.00
3.6
0.94
Figure 3
Flexible IO Buffer Technology
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIE CORE
GUARDRING
EDGE OF DIE
DIODES
ESD CLAMP
STRUCTURES
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIODES
ESD CLAMP
STRUCTURES
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIODES
ESD CLAMP
STRUCTURES
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIODES
ESD CLAMP
STRUCTURES
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIODES
ESD CLAMP
STRUCTURES
OUTPUT
DRIVE
TRANSISTORS
LOGIC CIRCUITS
TEST INTERFACE
SLEW CONTROL
DIODES
ESD CLAMP
STRUCTURES
GUARDRING
EDGE OF DIE
Programmable pad locations allows
one IO cell library to be used for both
staggered and linear bonding.
DIE CORE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com