| データシートサーチシステム |
|
EM88F758NL44 データシート(PDF) 3 Page - ELAN Microelectronics Corp |
|
|
|||||||||||||||||||||||||||||
EM88F758NL44 データシート(HTML) 3 Page - ELAN Microelectronics Corp |
|
3 / 190 page ![]() Contents Product Specification (V1.1) 03.25.2016 iii Contents 1 General Description ................................................................................................1 2 Features ...................................................................................................................2 2.1 Selection Table ................................................................................................. 3 3 Pin Configuration ....................................................................................................4 4 Pin Description ........................................................................................................8 5 Functional Block Diagram .................................................................................... 12 6 Function Description............................................................................................. 13 6.1 Operational Registers .......................................................................................... 13 6.1.1 R0: IAR (Indirect Addressing Register)...........................................................13 6.1.2 R1: BSR (Bank Selection Control Register) ...................................................13 6.1.3 R2: PCL (Program Counter Low)....................................................................13 6.1.4 R3: SR (Status Register) ................................................................................19 6.1.5 R4: RSR (RAM Select Register).....................................................................20 6.1.6 Bank 0 R5 ~ RA (Port 5 ~ Port A) ...................................................................20 6.1.7 Bank 0 RB IOCR5 (I/O Port 5 Control Register).............................................20 6.1.8 Bank 0 RC IOCR6 (I/O Port 6 Control Register) ............................................20 6.1.9 Bank 0 RD IOCR7 (I/O Port 7 Control Register) ............................................20 6.1.10 Bank 0 RE: OMCR (Operating Mode Control Register) ................................20 6.1.11 Bank 0 RF: EIESCR (External Interrupt Edge Select Control Register)........23 6.1.12 Bank 0 R10: WUCR1 (Wake-up Control Register 1) ......................................23 6.1.13 Bank 0 R11: WUCR2 (Wake-up Control Register 2) ......................................24 6.1.14 Bank 0 R12: WUCR3 (Wake-up Control Register 3) ......................................25 6.1.15 Bank 0 R13: (Reserved) .................................................................................25 6.1.16 Bank 0 R14: SFR1 (Status Flag Register 1)...................................................25 6.1.17 Bank 0 R15: SFR2 (Status Flag Register 2)...................................................26 6.1.18 Bank 0 R16: SFR3 (Status Flag Register 3)...................................................26 6.1.19 Bank 0 R17: SFR4 (Status Flag Register 4)...................................................27 6.1.20 Bank 0 R18: (Reserved) .................................................................................27 6.1.21 Bank 0 R19: SFR6 (Status Flag Register 6)...................................................28 6.1.22 Bank 0 R1A: (Reserved) .................................................................................28 6.1.23 Bank 0 R1B: IMR1 (Interrupt Mask Register 1) ..............................................28 6.1.24 Bank 0 R1C: IMR2 (Interrupt Mask Register 2)..............................................29 6.1.25 Bank 0 R1D: IMR3 (Interrupt Mask Register 3)..............................................30 6.1.26 Bank 0 R1E: IMR4 (Interrupt Mask Register 4) ..............................................30 6.1.27 Bank 0 R1F: (Reserved) .................................................................................31 6.1.28 Bank 0 R20: IMR6 (Interrupt Mask Register 6) ..............................................32 6.1.29 Bank 0 R21: WDTCR (Watchdog Timer Control Register).............................32 6.1.30 Bank 0 R22: TCCCR (TCC Control Register).................................................33 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |