データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADRF5717BCCZN-R7 データシート(PDF) 14 Page - Analog Devices

部品番号 ADRF5717BCCZN-R7
部品情報  Silicon Digital Attenuator, 2-Bit, 1 MHz to 30 GHz
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADRF5717BCCZN-R7 データシート(HTML) 14 Page - Analog Devices

Back Button ADRF5717BCCZN-R7 Datasheet HTML 7Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 8Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 9Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 10Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 11Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 12Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 13Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 14Page - Analog Devices ADRF5717BCCZN-R7 Datasheet HTML 15Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 14 / 15 page
background image
Data Sheet
ADRF5717
APPLICATIONS INFORMATION
analog.com
Rev. 0 | 14 of 15
The RF transmission lines are designed using a coplanar wave-
guide (CPWG) model with a trace width of 16 mil and a ground
clearance of 6 mil to have a characteristic impedance of 50 Ω.
For optimal RF and thermal grounding, as many through vias as
possible are arranged around transmission lines and under the
exposed pad of the package.
The RF input and output ports (ATTIN and ATTOUT) are connected
through 50 Ω transmission lines. On the VDD and VSS supply
traces, a 100 pF bypass capacitor filters high frequency noise.
Figure 21 shows the simplified application circuit for the ADRF5717.
Figure 21. Simplified Application Circuit
RECOMMENDATIONS FOR PCB DESIGN
The RF ports are matched to 50 Ω internally, and the pinout is
designed to mate a CPWG with a 50 Ω characteristic impedance on
the PCB. Figure 22 shows the referenced CPWG RF trace design
for an RF substrate with 12 mil thick Rogers RO4003 dielectric
material. The RF trace with a 16 mil width and a 6 mil clearance is
recommended for 2.2 mil finished copper thickness.
Figure 22. Example PCB Stackup
Figure 23 shows the routing of the RF traces, supply, and control
signals from the ADRF5717. The ground planes are connected with
as many filled through vias as allowed for optimal RF and thermal
performance. The primary thermal path for the device is the bottom
side.
Figure 23. PCB Routings
Figure 24 shows the recommended layout from the ATTIN and ATT-
OUT pins of the ADRF5717 to the 50 Ω CPWG on the referenced
stackup. PCB pads are drawn 1:1 to device pads. The ground pads
are drawn solder mask defined, and the signal pads are drawn as
pad defined. The RF trace from the PCB pad is extended with the
same width 2 mils and tapered with 90° angle. The paste mask is
also designed to match the pad without any aperture reduction. The
paste is divided into multiple openings for the paddle.
Figure 24. Recommended ATTIN Pin and ATTOUT Pin Transitions
For alternate PCB stackups with different dielectric thickness and
CPWG design, contact Analog Devices, Inc., Technical Support
Request for further recommendations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com