NPM1100-CAAA-R datasheet(40/58 Pages) NORDIC

40 / 58 page

Application

An application should not be supplied directly from

VBAT because it can disturb the battery charging

process and may cause incorrect behavior from the charger. Instead,

VOUTB and/or VSYS should be used

to supply an application.

7.3 USB port negotiation

nRF5x can connect to a USB host.

Port negotiation can be performed after nPM1100 port detection. The nRF5x device and nPM1100 are

both connected to USB in the application example. nPM1100 detects SDP or CDP/DCP. If SDP is detected,

the USB device can negotiate with the USB host for higher current from

VBUS.

•

D+ and D- pins are connected to both nPM1100 and nRF5x. The nRF5x SoC must wait until nPM1100

completes port detection before enabling its USB port. See USB port detection and VBUS current

limiting on page 15 for port detection time after

VBUS connection.

• An nRF5x GPIO is connected to the

ISET pin and sets the VBUS current limit after negotiation. If CDP

or DCP is detected, then a 500 mA limit is automatically set regardless of

ISET state.

•

VBUS is supplied to both nPM1100 and nRF5x to supply nPM1100 SYSREG and the nRF5x VBUS

regulator.

See USB port detection and VBUS current limiting on page 15 for a detailed description.

7.4 CHG and ERR

Pins

CHG and ERR indicate charging and error states. See Charging indication (CHG) and charging error

indication (ERR) on page 23 and Charger error conditions on page 22.

7.5 Termination voltage and current

The termination voltage is configured to 4.2 V via the

VTERMSET pin. See Termination voltage

(VTERMSET) on page 21.

Charge current is configured to 200 mA (±10%) using a 1.5 kΩ (1%) resistor to ground on the

ICHG pin.

See Charge current limit (ICHG) on page 21.

7.6 NTC configuration

The

NTC pin is connected to an external NTC thermistor which should be placed with thermal coupling

to the battery pack. See Battery thermal protection using NTC thermistor (NTC) on page 21 for more

information.

7.7 Ship mode

Ship mode is enabled at production time via an off-board circuit with a probe point on the

SHIPACT pin.

An external button is in the circuit to exit Ship mode. If another circuit is present instead of a button, any

signal that is able to pull the

SHIPHLD pin low for the required period can be connected to that net. See

Using Ship mode on page 10 for more information.

4445_367 v1.0

NPM1100-CAAA-R データシート(PDF) 40 Page - Nordic Semiconductor

NPM1100-CAAA-R データシート(HTML) 40 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

データシートダウンロード