ST72411R datasheet(32/71 Pages) STMICROELECTRONICS

32 / 71 page

ST72411R

32/71

5.2 MISCELLANEOUS REGISTER

The miscellaneous register allows control over

several features such as the external interrupts or

the I/O alternate functions.

5.2.1 I/O Port Interrupt Sensitivity Description

The external interrupt sensitivity is controlled by

the IPB and IS[1:0] bits of the Miscellaneous regis-

ter (Figure 23). Up to 2 fully independent external

interrupt source sensitivities are allowed.

Each external interrupt source can be triggered by

four different events on the pin:

Falling edge

Rising edge

Falling and rising edge

Falling edge and low level

To guarantee the functionality, a modification of

the sensitivity in the MISC register can be done

only when the I bit of the CC register is set to 1 (in-

terrupt masked). See I/O port register and Miscel-

laneous register descriptions for more details on

programming.

Caution: Take care when changing the value of

the IPB bit as, in some cases, an interrupt will be

generated by the edge resulting from the change.

5.2.2 Slow mode and VDD Supply Monitoring

The MISCR register manages SLOW mode selec-

tion and the LVDS VDD monitoring interrupt. Refer

to the register description.

Figure 23. External Interrupt Sources vs MISCR

EI1

INTERRUPT

SOURCE

EI0

INTERRUPT

SOURCE

IS0

IS1

MISCR

SENSITIVIT Y

CONTROL

PB6

IPB

PB0

SOURCES

PA7

PA0

SOURCES

ST72411R データシート(PDF) 32 Page - STMicroelectronics

ST72411R データシート(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

データシートダウンロード