データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

TDA7580 データシート(PDF) 12 Page - STMicroelectronics

部品番号 TDA7580
部品情報  FM/AM digital IF sampling processor
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7580 データシート(HTML) 12 Page - STMicroelectronics

Back Button TDA7580 Datasheet HTML 8Page - STMicroelectronics TDA7580 Datasheet HTML 9Page - STMicroelectronics TDA7580 Datasheet HTML 10Page - STMicroelectronics TDA7580 Datasheet HTML 11Page - STMicroelectronics TDA7580 Datasheet HTML 12Page - STMicroelectronics TDA7580 Datasheet HTML 13Page - STMicroelectronics TDA7580 Datasheet HTML 14Page - STMicroelectronics TDA7580 Datasheet HTML 15Page - STMicroelectronics TDA7580 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 39 page
background image
Block diagram and electrical specifications
TDA7580
12/39
37
GPIO_SDO1
B
DSP0 GPIO for boot selection or audio
SAI0 output.
5V tolerant. DSP0
GPIO3. With internal
pull-up, on at reset [PP]
Input
38
TST4_SDI0
B
Audio SAI0 data input or test selection pin
in test mode
5V tolerant. DSP0
GPIO5. With internal
pull-up, on at reset [PP]
Input
39
TST1_SDI1
B
DSP0 GPIO for boot selection or audio
SAI1 input. Test selection pin in test
mode.
5V tolerant. DSP0
GPIO4. With internal
pull-up, on at reset [PP]
Input
40
GNDH
G
3.3V IO ring power ground (audio SAI,
ResetN, test pins)
41
VDDH
P
3.3V IO ring power supply (audio SAI,
ResetN, test pins)
42
SDO0
B
Radio or audio SAI0 data output
5V tolerant. With
internal pull up, @0V at
reset [PP]
Output
43
SCLK_SCKT
B
SAI0 receive and transmit bit clock
(master or slave with ASRC); SAI1
transmit bit clock
5V tolerant
With internal pull up, on
at reset [PP]
Input
44
LRCK_LRCKT
B
SAI0 receive and transmit left/right clock
(master or slave with ASRC); SAI1
transmit left/right clock
5V tolerant
With internal pull up, on
at reset [PP]
Input
45
TST2_SCKR
B
SAI0 Transmit bit clock; SAI1 receive and
transmit bit clock. Or test selection pin in
test mode
5V tolerant. DSP0
GPIO6. With internal
pull up, on at reset [PP]
Input
46
TST3_LRCKR
B
SAI0 Transmit LeftRight clock; SAI1
Receive and Transmit bit clock. Or Test
selection pin in Test Mode
DSP0 GPIO7. 5V
tolerant. With internal
pull up, on at reset [PP]
Input
47
VDD
P
Digital core power supply
1.8V
48
GND
G
Digital core power ground
49
DBCK0
B
Debug port clock of DSP0 (DBCK0)
DSP0 GPIO. 9. 5V
tolerant. With internal
pull down, on at reset
[PP]
Input
50
DBIN0
B
Debug port data input of DSP0 (DBIN0)
DSP0 GPIO. 11. 5V
tolerant. With internal
pull down, on at reset
[PP]
Input
51
DBRQ0
B
Debug port request of DSP0 (DBRQ0)
DSP0 GPIO. 5V tolerant
With internal pull up, on
at reset [PP]
Input
52
DBOUT0
B
Debug port data output of DSP0
(DBOUT0)
DSP0 GPIO10. 5V
tolerant. With internal
pull up, on at reset [PP]
Input
Table 5.
Pin description (continued)
N°
Name
Type
Description
Notes
After
Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com