データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PSD835G2-70UI データシート(PDF) 93 Page - STMicroelectronics

部品番号 PSD835G2-70UI
部品情報  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD835G2-70UI データシート(HTML) 93 Page - STMicroelectronics

Back Button PSD835G2-70UI Datasheet HTML 89Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 90Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 91Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 92Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 93Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 94Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 95Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 96Page - STMicroelectronics PSD835G2-70UI Datasheet HTML 97Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 110 page
background image
PSD8XX Family
PSD835G2
92
-90
-12
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
tWLQV (PF)
WR to Data Propagation Delay
(Note 2)
40
43
ns
tDVQV (PF)
Data to Port F Data Propagation
Delay
(Note 5)
35
38
ns
tWHQZ (PF)
WR Invalid to Port F Tri-state
(Note 2)
33
33
ns
Port F Peripheral Data Mode Write Timing (3.0 V to 3.6 V Versions)
Microcontroller Interface – PSD835G2 AC/DC Parameters
(3.0 V to 3.6 V Versions)
NOTES: 1. RD timing has the same timing as DS and PSEN signals.
2. WR timing has the same timing as E and DS signals.
3. Any input used to select Port F Data Peripheral Mode.
4. Data is already stable on Port F.
5. Data stable on ADIO pins to data on Port F.
-90
-12
Turbo
Symbol
Parameter
Conditions
Min
Max
Min
Max
Off
Unit
tAVQV (PF)
Address Valid to Data Valid
(Note 3)
50
50
Add 20
ns
tSLQV (PF)
CSI Valid to Data Valid
35
40
Add 20
ns
RD to Data Valid
(Notes 1 and 4)
35
40
ns
tRLQV (PF)
RD to Data Valid, 8031 Mode
45
45
ns
tDVQV (PF)
Data In to Data Out Valid
34
38
ns
tQXRH (PF)
RD Data Hold Time
0
0
ns
tRLRH (PF)
RD Pulse Width
(Note 1)
35
36
ns
tRHQZ (PF)
RD to Data High-Z
(Note 1)
38
40
ns
Port F Peripheral Data Mode Read Timing (3.0 V to 3.6 V Versions)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com