M32CSLASH8B datasheet(231/406 Pages) RENESAS

231 / 406 page

Under development

M32C/8B Group

17. Serial Interfaces

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 214 of 385

17.1.1.3 Serial Data Logic Inverse

When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted

for transmit operation. A read from the UiRB register returns the inverted logic of receive data. Figure 17.16

shows an example of serial data logic inverse operation.

Figure 17.16

Serial Data Logic Inverse

Serial clock

(1) When the UiLCH bit in the UiC1 register (i = 0 to 4) is set to 0 (not inverted)

(2) When the UiLCH bit is set to 1 (inverted)

TXDi

(not inverted)

The above applies under the following conditions:

- CKPOL bit in the UiC0 register is set to 0 (transmit data is output at the falling edge and received data is input at the rising edge)

- UFORM bit in the UiC0 register is set to 0 (LSB first).

"H"

"L"

"H"

"L"

Serial clock

TXDi

(inverted)

"H"

"L"

"H"

"L"

RXDi

(not inverted)

"H"

"L"

RXDi

(inverted)

"H"

"L"

M32C/8B データシート(PDF) 231 Page - Renesas Technology Corp

M32C/8B データシート(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード