| データシートサーチシステム |
|
H838532H データシート(PDF) 152 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H データシート(HTML) 152 Page - Renesas Technology Corp |
|
152 / 508 page ![]() Section 6 ROM Rev. 1.00 May 30, 2008 Page 132 of 484 REJ09B0436-0100 6.3.5 Flash Memory Enable Register (FENR) Bit Initial value Read/Write 7 FLSHE 0 R/W 6 — 0 — 5 — 0 — 4 — 0 — 3 — 0 — 0 — 0 — 2 — 0 — 1 — 0 — FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR. Bit 7—Flash Memory Control Register Enable (FLSHE) This bit controls access to the flash memory control registers. Bit 7 FLSHE Description 0 Flash memory control registers cannot be accessed (initial value) 1 Flash memory control registers can be accessed Bits 6 to 0—Reserved These bits are always read as 0 and cannot be modified. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |