| データシートサーチシステム |
|
H8S2245 データシート(PDF) 72 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S2245 データシート(HTML) 72 Page - Renesas Technology Corp |
|
72 / 818 page ![]() Section 2 CPU Rev.3.00 Mar. 26, 2007 Page 30 of 772 REJ09B0355-0300 Free area Stack area SP (ER7) Figure 2.9 Stack 2.4.3 Control Registers The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), and 8-bit condition-code register (CCR). (1) Program Counter (PC) This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word) so the least significant PC bit is ignored. (When an instruction is read, the least significant PC bit is regarded as 0.) (2) Extended Control Register (EXR) This 8-bit register does not affect operation in the H8S/2245 Group. Bit 7—Trace Bit (T): This bit is reserved. It does not affect operation in the H8S/2245 Group. Bits 6 to 3—Reserved: These bits are reserved. They are always read as 1. Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits are reserved. They do not affect operation in the H8S/2245 Group. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |