HD64F2149YV datasheet(808/1075 Pages) RENESAS

部品番号	HD64F2149YV

部品情報	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

メーカー	RENESAS [Renesas Technology Corp]

ホームページ	http://www.renesas.com

Logo

808 / 1075 page

Section 25 Electrical Characteristics

Rev. 3.00 Jan 18, 2006 page 780 of 1044

REJ09B0280-0300

25.3.1

Clock Timing

Table 25.5 shows the clock timing. The clock timing specified here covers clock (

φ) output and

clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times.

For details of external clock input (EXTAL pin and EXCL pin) timing, see section 23, Clock

Pulse Generator.

Table 25.5

Clock Timing

Condition:

CC = 2.7 V to 3.6 V, VCCB = 2.7 V to 5.5 V, VSS = 0 V, φ = 2 MHz to maximum

operating frequency, T

a = –20 to +75°C

Condition

10 MHz

Item

Symbol

Min

Max

Unit

Test

Conditions

Clock cycle time

cyc

100

500

Figure 25.4

Clock high pulse width

—

Clock low pulse width

—

Clock rise time

—

Clock fall time

—

Oscillation settling time at reset (crystal)

OSC1

—

Oscillation settling time in software

standby (crystal)

OSC2

—

External clock output stabilization delay

time

DEXT

500

—

µs

Figure 25.5

Figure 25.6

tCH

tcyc

tCf

tCL

tCr

Figure 25.4 System Clock Timing

HD64F2149YV データシート(PDF) 808 Page - Renesas Technology Corp

HD64F2149YV データシート(HTML) 808 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード