HD64F2149YV datasheet(87/1075 Pages) RENESAS

87 / 1075 page

Section 2 CPU

Rev. 3.00 Jan 18, 2006 page 59 of 1044

REJ09B0280-0300

Type

Instruction

Size*

Function

System

control

instructions

STC

B/W

CCR

→ (EAd), EXR → (EAd)

Transfers CCR or EXR contents to a general register or

memory. Although CCR and EXR are 8-bit registers,

word-size transfers are performed between them and

memory. The upper 8 bits are valid.

ANDC

CCR

∧ #IMM → CCR, EXR ∧ #IMM → EXR

Logically ANDs the CCR or EXR contents with

immediate data.

ORC

CCR

∨ #IMM → CCR, EXR ∨ #IMM → EXR

Logically ORs the CCR or EXR contents with immediate

data.

XORC

CCR

⊕ #IMM → CCR, EXR ⊕ #IMM → EXR

Logically exclusive-ORs the CCR or EXR contents with

immediate data.

NOP

—

PC + 2

→ PC

Only increments the program counter.

Block data

transfer

instructions

EEPMOV.B

EEPMOV.W

—

if R4L

≠ 0 then

Repeat @ER5+

→ @ER6+

R4L–1

→ R4L

Until R4L = 0

else next;

if R4

≠ 0 then

Repeat @ER5+

→ @ER6+

R4–1

→ R4

Until R4 = 0

else next;

Block transfer instruction. Transfers the number of data

bytes specified by R4L or R4 from locations starting at

the address indicated by ER5 to locations starting at the

address indicated by ER6. After the transfer, the next

instruction is executed.

Notes: 1. Size refers to the operand size.

Byte

W: Word

Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

3. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.

HD64F2149YV データシート(PDF) 87 Page - Renesas Technology Corp

HD64F2149YV データシート(HTML) 87 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード