データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HD64F2149YV データシート(PDF) 139 Page - Renesas Technology Corp

部品番号 HD64F2149YV
部品情報  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV データシート(HTML) 139 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 135Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 136Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 137Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 138Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 139Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 140Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 141Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 142Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 143Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 1075 page
background image
Section 5 Interrupt Controller
Rev. 3.00 Jan 18, 2006 page 111 of 1044
REJ09B0280-0300
KMIMRA is an 8-bit readable/writable register that performs mask control for the keyboard
matrix interrupt inputs (pins
KIN15 to KIN8). To enable key-sense input interrupts from multiple
pin inputs in keyboard matrix scanning/sensing, clear the corresponding mask bits to 0.
KMIMRA is initialized to H'FF by a reset and in hardware standby mode.
Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR15 to KMIMR8): These bits control
key-sense input interrupt requests (KIN15 to KIN8).
Bits 7 to 0
KMIMR15 to
KMIMR8
Description
0
Key-sense input interrupt requests enabled
1
Key-sense input interrupt requests disabled
(Initial val
WUEMRB is an 8-bit readable/writable register that performs mask control for the wakeup event
interrupt inputs (pins
WUE7 to WUE0). A wakeup event interrupt is enabled by clearing the
corresponding mask bit to 0.
WUEMRB is initialized to H'FF by a reset and in hardware standby mode.
Bits 7 to 0—Wakeup Event Interrupt Mask (WUEMR7 to WUEMR0): These bits control
wakeup event interrupt requests (WUE7 to WUE0).
Bits 7 to 0
WUEMR7 to
WUEMR0
Description
0
Wakeup event interrupt requests enabled
1
Wakeup event interrupt requests disabled
(Initial value)
Figure 5.2 shows the relationship between interrupts IRQ7 and IRQ6, interrupts KIN15 to KIN0,
interrupts WUE7 to WUE0, and registers KMIMR, KMIMRA, and WUEMRB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com