HD64F2149YV datasheet(153/1075 Pages) RENESAS

部品番号	HD64F2149YV

部品情報	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

メーカー	RENESAS [Renesas Technology Corp]

ホームページ	http://www.renesas.com

Logo

153 / 1075 page

Section 5 Interrupt Controller

Rev. 3.00 Jan 18, 2006 page 125 of 1044

REJ09B0280-0300

ICR

Default priority

determination

Vector

number

Interrupt

acceptance control

and 3-level mask

control

Interrupt

source

Interrupt control modes

0 and 1

Figure 5.7 Block Diagram of Interrupt Control Operation

Interrupt Acceptance Control and 3-Level Control: In interrupt control modes 0 and 1,

interrupt acceptance control and 3-level mask control is performed by means of the I and UI bits in

CCR, and ICR (control level).

Table 5.6 shows the interrupts selected in each interrupt control mode.

Table 5.6

Interrupts Selected in Each Interrupt Control Mode

Interrupt Mask Bits

Interrupt Control Mode

Selected Interrupts

All interrupts (control level 1 has priority)

NMI and address break interrupt

All interrupts (control level 1 has priority)

NMI, address break and control level 1 interrupts

NMI and address break interrupt

Legend:

*: Don’t care

HD64F2149YV データシート(PDF) 153 Page - Renesas Technology Corp