データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663 データシート(PDF) 444 Page - Renesas Technology Corp

部品番号 H8SX/1663
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 データシート(HTML) 444 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 440Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 441Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 442Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 443Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 444Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 445Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 446Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 447Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 448Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 444 / 1158 page
background image
Section 7 DMA Controller (DMAC)
Rev.1.00 Jun. 07, 2006 Page 392 of 1102
REJ09B0294-0100
TSIE bit
DMAC is activated in
transfer size error state
RPTIE bit
DMAC is activated
after BKSZ bits are
changed from 1 to 0
SARIE bit
Extended repeat area
overflow occurs in
source address
DARIE bit
Extended repeat area
overflow occurs in
destination address
DTIE bit
DTIF bit
Transfer end
interrupt
[Setting condition]
When DTCR becomes 0
and transfer ends
Setting condition is satisfied
ESIE bit
ESIF bit
Transfer escape
end interrupt
Figure 7.39 Interrupt and Interrupt Sources
Transfer end interrupt
handling routine
Consecutive transfer
processing
Registers are specified
DTE bit is set to 1
Interrupt handling routine
ends (RTE instruction
executed)
Transfer resume
processing end
Transfer resumed after
interrupt handling routine
DTIF and ESIF bits are
cleared to 0
Interrupt handling routine
ends
DTE bit is set to 1
Registers are specified
Transfer resume
processing end
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[1] Specify the values in the registers such as transfer counter and address register.
[2] Set the DTE bit in DMDR to 1 to resume DMA operation. Setting the DTE bit to 1 automatically clears the DTIF or
ESIF bit in DMDR to 0 and an interrupt source is cleared.
[3] End the interrupt handling routine by the RTE instruction.
[4] Read that the DTIF or the ESIF bit in DMDR = 1 and then write 0 to the bit.
[5] Complete the interrupt handling routine and clear the interrupt mask.
[6] Specify the values in the registers such as transfer counter and address register.
[7] Set the DTE bit to 1 to resume DMA operation.
Figure 7.40 Procedure Example of Resuming Transfer by Clearing Interrupt Source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com