H8SXSLASH1663 datasheet(473/1158 Pages) RENESAS

473 / 1158 page

Section 8 Data Transfer Controller (DTC)

Rev.1.00 Jun. 07, 2006 Page 421 of 1102

REJ09B0294-0100

8.5.9

Number of DTC Execution Cycles

Table 8.9 shows the execution status for a single DTC data transfer, and table 8.10 shows the

number of cycles required for each execution.

Table 8.9

DTC Execution Status

Mode

Vector

Read

Transfer

Information

Read

Transfer

Information

Write

Data Read

Data Write

Internal

Operation

Normal 1

2.3

Repeat 1

2.3

Block

transfer

2.3

3•P

2•P*

1•P 3•P

2•P*

1•P

[Legend]

P: Block size (CRAH and CRAL value)

Note:

1. When transfer information read is skipped

2. In full address mode operation

3. In short address mode operation

4. When the SAR or DAR is in fixed mode

5. When the SAR and DAR are in fixed mode

6. When a longword is transferred while an odd address is specified in the address

7. When a word is transferred while an odd address is specified in the address register or

when a longword is transferred while address 4n + 2 is specified

H8SX/1663 データシート(PDF) 473 Page - Renesas Technology Corp

H8SX/1663 データシート(HTML) 473 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード