 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
H8SX/1663 データシート(PDF) 286 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 データシート(HTML) 286 Page - Renesas Technology Corp |
|
|
286 / 1158 page  Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 234 of 1102 REJ09B0294-0100 6.10.8 Controlling Precharge Cycle The number of precharge cycles (Tp) can be selected from one to four clock cycles by bits TPC1 and TPC0 in DRACCR. Set the bit according to the DRAM to be used and the frequency of this LSI so that the number of precharge cycle can be optimal. Figure 6.42 shows an access timing example when two Tp cycles are specified. The setting of bits TPC1 and TPC0 affect the Tp cycle of a refresh cycle. T p1 T p2 T r T c1 T c2 Address bus Row address Column address B φ RAS LUCAS LLCAS WE OE (RD) WE OE (RD) Data bus High High Read Write Data bus BS RD/ WR Figure 6.42 Access Timing Example of Two Precharge Cycles (RAST = 0 and CAST = 0) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
