データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

M32C/86 データシート(PDF) 212 Page - Renesas Technology Corp

部品番号 M32C/86
部品情報  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 データシート(HTML) 212 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 208Page - Renesas Technology Corp M32C/86 Datasheet HTML 209Page - Renesas Technology Corp M32C/86 Datasheet HTML 210Page - Renesas Technology Corp M32C/86 Datasheet HTML 211Page - Renesas Technology Corp M32C/86 Datasheet HTML 212Page - Renesas Technology Corp M32C/86 Datasheet HTML 213Page - Renesas Technology Corp M32C/86 Datasheet HTML 214Page - Renesas Technology Corp M32C/86 Datasheet HTML 215Page - Renesas Technology Corp M32C/86 Datasheet HTML 216Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 505 page
background image
Page 189
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
17. Serial I/O
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
UARTi Special Mode Register 2 (i=0 to 4)
Symbol
Address
After Reset
U0SMR2 to U4SMR2
036616, 02E616, 033616, 032616, 02F616
0016
RW
IICM2
CSC
Clock Synchronous Bit
I2C Mode Select Bit 2
0: Output
1: No output (high-impedance)
Bit Name
Bit
Symbol
Function
ALS
STC
SWC2
SDHI
SWC
SCL Wait Output Bit
SDA Output Stop Bit
UARTi Initialize Bit
SCL Wait Output Bit 2
SDA Output Inhibit Bit
0: Disabled
1: Enabled
0: Disabled
1: Enabled
0: Output
1: No output
0: Disabled
1: Enabled
0: Transfer clock
1: "L" output
SU1HIM
External Clock
Synchronous Enable Bit
RW
RW
RW
RW
RW
RW
RW
RW
NOTES:
1. Refer to Table 17.14.
2. The external clock synchronous function can be selected by combining the SU1HIM bit and the
SCLKDIV bit in the UiSMR register.
SCLKDIV bit in the
UiSMR Register
SU1HIM bit in the
UiSMR2 Register
External Clock Synchronous Function
Selection
0
0
1
0
1
0 or 1
No synchronization
Same division as the external clock
External clock divided by 2
b7
b6
b5
b4
b3
b2
b1
b0
(Note 1)
(Note 2)
Figure 17.6 U0SMR2 to U4SMR2 Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com