データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

M32C/86 データシート(PDF) 307 Page - Renesas Technology Corp

部品番号 M32C/86
部品情報  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 データシート(HTML) 307 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 303Page - Renesas Technology Corp M32C/86 Datasheet HTML 304Page - Renesas Technology Corp M32C/86 Datasheet HTML 305Page - Renesas Technology Corp M32C/86 Datasheet HTML 306Page - Renesas Technology Corp M32C/86 Datasheet HTML 307Page - Renesas Technology Corp M32C/86 Datasheet HTML 308Page - Renesas Technology Corp M32C/86 Datasheet HTML 309Page - Renesas Technology Corp M32C/86 Datasheet HTML 310Page - Renesas Technology Corp M32C/86 Datasheet HTML 311Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 307 / 505 page
background image
Page 284
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
22. Intelligent I/O
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
22.3.2 Phase-Delayed Waveform Output Mode
Output signal level of the OUTC1j pin is inversed every time the base timer value matches the G1POj
register (j=0 to 7) setting. Table 22.10 lists specifications of phase-delayed waveform output mode.
Figure 22.17 lists an example of phase-delayed waveform output mode operation.
Table 22.10 Phase-Delayed Waveform Output Mode Specifications
Item
Specification
Output Waveform
• Free-running operation
(the RST2 and RST1 bits in the G1BCR1 register are set to "002")
Cycle
:
"H" and "L" widths
:
Setting value of the G1POj (j=0 to 7) register is 000016 to FFFF16
• The base timer is cleared to "000016" by matching the base timer with the
G1PO0 register (the RST1 bit is set to "1" and the RST2 bit is set to "0")
Cycle
:
"H" and "L" widths
:
n : setting value of the G1PO0 register, 000116 to FFFD16
Setting value of the G1POj (j=1 to 7) register is 000016 to FFFF16
If G1POj register
≥ n+2, the output level is not inversed
Waveform Output Start Condition(1) The IFEj bit (j=0 to 7) in the G1FE register is set to "1" (channel j function
enabled)
Waveform Output Stop Condition
The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request
The PO1jR bit in the interrupt request register is set to "1" (interrupt
requested) when the base timer vslur matches the G1POj register setting.
(See Figure 11.14)
OUTC1j Pin
Pulse signal output pin
Selectable Function
• Default value set function: Set starting waveform output level
• Inversed output function
Waveform output level is inversed to output a waveform from the OUTC1j pin
NOTES:
1. Set the FSCj bit in the G1FS register to "0" (waveform generating function selected).
65536 x 2
fBT1
65536
fBT1
2(n+2)
fBT1
n+2
fBT1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com