データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TIR2000 データシート(PDF) 51 Page - Texas Instruments

部品番号 TIR2000
部品情報  High-Speed Serial Infrared Controller With 64-Byte FIFO
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TIR2000 データシート(HTML) 51 Page - Texas Instruments

Back Button TIR2000 Datasheet HTML 47Page - Texas Instruments TIR2000 Datasheet HTML 48Page - Texas Instruments TIR2000 Datasheet HTML 49Page - Texas Instruments TIR2000 Datasheet HTML 50Page - Texas Instruments TIR2000 Datasheet HTML 51Page - Texas Instruments TIR2000 Datasheet HTML 52Page - Texas Instruments TIR2000 Datasheet HTML 53Page - Texas Instruments TIR2000 Datasheet HTML 54Page - Texas Instruments TIR2000 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 63 page
background image
4–15
4.14.2
General Purpose I/O Data Register (GPIODAT) – (read and write)
Address = C, Bank 3
Bit No.
7
6
5
4
3
2
1
0
Definition
GPIO8
data
GPIP7
data
GPIO6
data
GPIO5
data
GPIO4
data
GPIO3
data
GPIO2
data
GPIO1
data
Default
0
0
0
0
0
0
0
0
When a GPIO terminal is in the input mode, the value at the GPIO terminals are latched into the GPIODAT
registers, which the CPU can read. But when a GPIO terminal is in the output mode, internal data is available
at the GPIO terminal. The value at the output terminal depends on the GPIODAT register value, the test pin
of the device and the GPFSR value.
4.14.3
General Purpose Function Select Register (GPFSR) – (write only)
Address D , Bank 3
Bit No.
7
6
5
4
3
2
1
0
Definition
GPFSR [7–0]
Default
0
0
0
0
0
0
0
0
When the TEST pin is a 0, the value at the GPIO terminal depends on the GPFSR value. When the GPFSR
bit is a 0, the corresponding GPIODAT register bit is available in the GPIO terminal. When, the GPFSR bit
is a 1, some internal signals are available at the GPIO terminals. Refer to the following:
TEST
PIN
GPFSR
[7–0]
GPIO7
GPIO6
GPIO5
GPIO4
GPIO3
GPIO2
GPIO1
GPIO0
1
X
FIR/MIR
RX clock
FIR/MIR
TX clock
RX
state[1]
RX
state[0]
TX
state[3]
TX
state[2]
TX
state[1]
TX
state[0]
0
1111_
1111
0
0
0
0
0
DDIS
Presc.clk
out
Baudout
Z
0
0000_
0000
GPIODAT
[7]
GPIODAT
[6]
GPIODAT
[5]
GPIODAT
[4]
GPIODAT
[3]
GPIODAT
[2]
GPIODAT
[1]
GPIODA
T[0]
4.14.4
Ir Mode Configuration Register 1 (IRCFG) – (read and write)
Address A, Bank 3
IR Configuration Register (IRCFG)
Bit No.
[7–4]
3
2
1
0
Definition
Not used
SIR pulse duration
0: 3/16 of bit rate
1: 1.6-us
Not used
Select IRRVL/IRRVH in TV mode
and SHARP mode
TEMIC bit
Default
0
0
0
Bit definition:
BIT NO.
DESCRIPTIONS
0
Temic IBM bit. Bit 0 is used for automatic mode selection (High speed/Low speed) in Temic IBM
transceivers
1
Select IIRVL/IRRVH. Bit 1 selects the IIRVL and IRRVH in the TV and SHARP modes.
2
Not used
3
SIR pulse duration select. Bit 3 will determine the selection of either a 1.6
µs or a 3/16 of baud-rate pulse
width.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com