データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ATmega128 データシート(PDF) 36 Page - ATMEL Corporation

部品番号 ATmega128
部品情報  8-bit Microcontroller with 128K Bytes In-System Programmable Flash
PDF  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega128 データシート(HTML) 36 Page - ATMEL Corporation

Back Button ATmega128 Datasheet HTML 32Page - ATMEL Corporation ATmega128 Datasheet HTML 33Page - ATMEL Corporation ATmega128 Datasheet HTML 34Page - ATMEL Corporation ATmega128 Datasheet HTML 35Page - ATMEL Corporation ATmega128 Datasheet HTML 36Page - ATMEL Corporation ATmega128 Datasheet HTML 37Page - ATMEL Corporation ATmega128 Datasheet HTML 38Page - ATMEL Corporation ATmega128 Datasheet HTML 39Page - ATMEL Corporation ATmega128 Datasheet HTML 40Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 386 page
background image
36
2467S–AVR–07/09
ATmega128
System Clock
and Clock
Options
Clock Systems
and their
Distribution
Figure 18 presents the principal clock systems in the AVR and their distribution. All of the clocks
need not be active at a given time. In order to reduce power consumption, the clocks to modules
not being used can be halted by using different sleep modes, as described in “Power Manage-
ment and Sleep Modes” on page 45. The clock systems are detailed below.
Figure 18. Clock Distribution
CPU Clock – clk
CPU
The CPU clock is routed to parts of the system concerned with operation of the AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
I/O Clock – clk
I/O
The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART.
The I/O clock is also used by the External Interrupt module, but note that some external inter-
rupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O
clock is halted. Also note that address recognition in the TWI module is carried out asynchro-
nously when clk
I/O is halted, enabling TWI address reception in all sleep modes.
Flash Clock – clk
FLASH
The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-
taneously with the CPU clock.
General I/O
modules
Asynchronous
Timer/Counter
ADC
CPU Core
RAM
clk
I/O
clk
ASY
AVR Clock
Control Unit
clk
CPU
Flash and
EEPROM
clk
FLASH
clk
ADC
Source clock
Watchdog Timer
Watchdog
Oscillator
Reset Logic
Clock
Multiplexer
Watchdog clock
Calibrated RC
Oscillator
Timer/Counter
Oscillator
Crystal
Oscillator
Low-Frequency
Crystal Oscillator
External RC
Oscillator
External clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com