P89LPC9331FDH datasheet(63/93 Pages) NXP

63 / 93 page

P89LPC9331_9341_9351_9361_3

Product data sheet

Rev. 03 — 2 June 2009

63 of 93

NXP Semiconductors

P89LPC9331/9341/9351/9361

8-bit microcontroller with accelerated two-clock 80C51 core

in result register, ADxDAT1. The ﬁrst channel is again converted and its result stored in

ADxDAT2. The second channel is again converted and its result placed in ADxDAT3. An

interrupt is generated, if enabled, after every set of four conversions (two conversions per

channel).

In P89LPC9351/9361, in dual channel mode, the PGA channel selection is independent

and can be different to A/D conversion channel selection. If different, the gain of the

selected ADC channel is 1.

8.6.6 Single step mode

This special mode allows ‘single-stepping’ in an auto scan conversion mode. Any

combination of the four input channels can be selected for conversion. After each channel

is converted, an interrupt is generated, if enabled, and the A/D waits for the next start

condition. May be used with any of the start modes.

In P89LPC9351/9361, in single step mode, the PGA channel selection is independent and

can be different to A/D conversion channel selection. If different, the gain of the selected

ADC channel is 1.

8.7 Conversion start modes

8.7.1 Timer triggered start

An A/D conversion is started by the overﬂow of Timer 0. Once a conversion has started,

additional Timer 0 triggers are ignored until the conversion has completed. The Timer

triggered start mode is available in all ADC operating modes.

8.7.2 Start immediately

Programming this mode immediately starts a conversion. This start mode is available in all

ADC operating modes.

8.7.3 Edge triggered

An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has

started, additional edge triggers are ignored until the conversion has completed. The edge

triggered start mode is available in all ADC operating modes.

8.7.4 Dual start immediately

Programming this mode starts a synchronized conversion of both A/D converters. This

start mode is available in all A/D operating modes. Both A/D converters must be in the

same operating mode. In the continuous conversion modes, both A/D converters must

select an identical number of channels. Any trigger of either A/D will start a simultaneous

conversion of both A/Ds.

8.8 Boundary limits interrupt

Each of the A/D converters has both a high and low boundary limit register. The user may

select whether an interrupt is generated when the conversion result is within (or equal to)

the high and low boundary limits or when the conversion result is outside the boundary

limits. An interrupt will be generated, if enabled, if the result meets the selected interrupt

criteria. The boundary limit may be disabled by clearing the boundary limit interrupt

enable.

P89LPC9331FDH データシート(PDF) 63 Page - NXP Semiconductors

P89LPC9331FDH データシート(HTML) 63 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

データシートダウンロード