ADT7462ACPZ-R7 datasheet(10/81 Pages) ONSEMI

10 / 81 page

ADT7462

http://onsemi.com

Function Description: Easy Configuration Options

There are a number of multifunctional pins on the

ADT7462 that need to be configured on powerup to suit the

desired application. Note that due to the large number of pins

that need to be configured, it could take several SMBus

transactions to achieve the required configuration. For this

reason, the ADT7462 has five easy configuration options.

The user sets a bit in the easy configuration option register

(0x14) to set up the required configuration (see Table 1).

Table 1. Easy Configuration Register Settings

Easy Configuration Option

Option 1

Bit 0 = 1

Option 2

Bit 1 = 1

Option 3

Bit 2 = 1

Option 4

Bit 3 = 1

Option 5

Bit 4 = 1

Once the most convenient easy configuration option has

been set, the user can configure any of the pins individually.

The setup complete bit (Bit 5 of Register 0x01) must then be

set to 1 to indicate that the ADT7462 is configured correctly,

and then monitoring of the selected channels begins.

The following is a detailed description of the five easy

configuration options that are available.

Configuration Option 1

Configuration Option 1 is the default configuration. It is

also the most suitable for thermal monitoring, voltage

monitoring, and fan control for single and dual processor

systems. Features of Configuration Option 1 include the

following:

• One local and three remote temperature channels

• Four PWM drives and eight TACH inputs

• Two THERM I/Os

• Voltage monitoring

• +3.3V

• +2.5V

• +1.8V

• VBATT

• RESET I/O

• CI (chassis intrusion) or FAN2MAX

Figure 19 shows the pin configuration when Configuration

Option 1 is chosen.

Figure 19. Configuration Option 1

PIN 1

INDICATOR

TACH1

TACH2

TACH3

TACH4

VCC

GND

TACH5

TACH6

+2.5V

+1.8V

TACH8

TACH7

D3–

D3+

D2–

D2+

ADT7462

TOP VIEW

(Not to Scale)

Table 2. Configuration Option 1

Function

Configuration Register

Bit Value

1†

TACH1

Pin Configuration Reg 1

Bit 4 = 1

2†

TACH2

Pin Configuration Reg 1

Bit 3 = 1

3†

TACH3

Pin Configuration Reg 1

Bit 2 = 1

4†

TACH4

Pin Configuration Reg 1

Bit 1 = 1

TACH5

Pin Configuration Reg 1

Bit 0 = 1

TACH6

Pin Configuration Reg 2

Bit 7 = 1

PWM4

Pin Configuration Reg 2

Bit 6 = 1

D1+

Pin Configuration Reg 1

Bit 6 = 1

D1−

Pin Configuration Reg 1

Bit 6 = 1

D3+

Pin Configuration Reg 1

Bit 5 = 1

D3−

Pin Configuration Reg 1

Bit 5 = 1

TACH7

Pin Configuration Reg 2

Bit 3 = 1

TACH8

Pin Configuration Reg 2

Bit 2 = 1

+1.8V

Pin Configuration Reg 2

Bits [1:0] = 10

+2.5V

Pin Configuration Reg 3

Bits [7:6] = 01

+3.3V

Pin Configuration Reg 3

Bits [5:4] = 00

VBATT

Pin Configuration Reg 3

Bits [3:2] = 00

Pin Configuration Reg 3

Bit 1 = 1

28†

THERM1

Pin Configuration Reg 4

Bits [7:6] = 1×

THERM2

Pin Configuration Reg 4

Bits [5:4] = 1×

31†

PWM1

Pin Configuration Reg 4

Bit 3 = 1

32†

PWM2

Pin Configuration Reg 4

Bit 2 = 1

†If VIDs are selected, these pins are configured as VIDs. To

enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x10) = 1.

ADT7462ACPZ-R7 データシート(PDF) 10 Page - ON Semiconductor

ADT7462ACPZ-R7 データシート(HTML) 10 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

データシートダウンロード

リンク URL

ADT7462ACPZ-R7 データシート(PDF) 10 Page - ON Semiconductor

ADT7462ACPZ-R7 データシート(HTML) 10 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

データシート ダウンロード

リンク URL

データシートダウンロード