 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
MPC8535E データシート(PDF) 68 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8535E データシート(HTML) 68 Page - Freescale Semiconductor, Inc |
|
|
68 / 126 page  MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 3 enhanced Local Bus Controller (eLBC) Freescale Semiconductor 68 Table 53 describes the general timing parameters of the local bus interface at BVDD = 1.8 V DC Output hold from local bus clock for LAD/LDP — tLBKHOX2 0.8 — ns 3 Local bus clock to output high Impedance (except LAD/LDP and LALE) —tLBKHOZ1 —2.6 ns 5 Local bus clock to output high impedance for LAD/LDP — tLBKHOZ2 —2.6 ns 5 Note: 1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time. 2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode. 3. All signals are measured from BVDD/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to 0.4 × BVDD of the signal in question for 2.5-V signaling levels. 4. Input timings are measured at the pin. 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification. 6. tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is guaranteed with LBCR[AHD] = 0. 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BVDD/2. Table 53. Local Bus General Timing Parameters (BVDD = 1.8 V DC) Parameter Configuration Symbol 1 Min Max Unit Notes Local bus cycle time — tLBK 7.5 12 ns 2 Local bus duty cycle — tLBKH/tLBK 43 57 % LCLK[n] skew to LCLK[m] or LSYNC_OUT —tLBKSKEW 150 ps 7 Input setup to local bus clock (except LUPWAIT) — tLBIVKH1 2.4 — ns 3, 4 LUPWAIT input setup to local bus clock — tLBIVKH2 1.9 — ns 3, 4 Input hold from local bus clock (except LUPWAIT) — tLBIXKH1 1.1 — ns 3, 4 LUPWAIT input hold from local bus clock — tLBIXKH2 1.1 — ns 3, 4 LALE output transition to LAD/LDP output transition (LATCH setup and hold time) —tLBOTOT 1.2 — ns 6 Local bus clock to output valid (except LAD/LDP and LALE) — tLBKHOV1 —3.2 ns — Local bus clock to data valid for LAD/LDP — tLBKHOV2 —3.2 ns 3 Local bus clock to address valid for LAD — tLBKHOV3 —3.2 ns 3 Local bus clock to LALE assertion — tLBKHOV4 —3.2 ns 3 Output hold from local bus clock (except LAD/LDP and LALE) — tLBKHOX1 0.9 — ns 3 Table 52. Local Bus General Timing Parameters (BVDD = 2.5 V DC) (continued) Parameter Configuration Symbol 1 Min Max Unit Notes |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
