データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FX839 データシート(PDF) 4 Page - CML Microcircuits

部品番号 FX839
部品情報  Analogue Control Interface
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CMLMICRO [CML Microcircuits]
ホームページ  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

FX839 データシート(HTML) 4 Page - CML Microcircuits

  FX839 Datasheet HTML 1Page - CML Microcircuits FX839 Datasheet HTML 2Page - CML Microcircuits FX839 Datasheet HTML 3Page - CML Microcircuits FX839 Datasheet HTML 4Page - CML Microcircuits FX839 Datasheet HTML 5Page - CML Microcircuits FX839 Datasheet HTML 6Page - CML Microcircuits FX839 Datasheet HTML 7Page - CML Microcircuits FX839 Datasheet HTML 8Page - CML Microcircuits FX839 Datasheet HTML 9Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
Analogue Control Interface
FX839
© 1997 Consumer Microcircuits Limited
4
D/839/4
1.3
Signal List
Package
P4/D2/D5
Signal
Description
Pin No.
Name
Type
1
XTALN
O/P
The inverter output of the on-chip oscillator.
2
XTAL/CLOCK
I/P
The input to the on-chip oscillator, for external Xtal circuit
or clock.
3
SERIAL
CLOCK
I/P
The 'C-BUS' serial clock input. This clock, produced by
the µController, is used for transfer timing of commands
and data to and from the device.
See 'C-BUS' Timing Diagram (Figure 4).
4
COMMAND
DATA
I/P
The 'C-BUS' serial data input from the µController. Data is
loaded into this device in 8-bit bytes, MSB (B7) first, and
LSB (B0) last, synchronised to the SERIAL CLOCK.
See 'C-BUS' Timing Diagram (Figure 4).
5
REPLY DATA
O/P
The 'C-BUS' serial data output to the µController. The
transmission of REPLY DATA bytes is synchronised to the
SERIAL CLOCK under the control of the CSN input.
This 3-state output is held at high impedance when not
sending data to the µController. See 'C-BUS' Timing
Diagram (Figure 4).
6
CSN
I/P
The 'C-BUS' data loading control function: this input is
provided by the µController. Data transfer sequences are
initiated, completed or aborted by the CSN signal.
See 'C-BUS' Timing Diagram (Figure 4).
7
IRQN
O/P
This output indicates an interrupt condition to the
µController by going to a logic '0'. This is a 'wire-ORable'
output, enabling the connection of up to 8 peripherals to 1
interrupt port on the µController. This pin has a low
impedance pulldown to logic '0' when active and a high-
impedance when inactive. An external pullup resistor is
required.
The conditions that cause interrupts are indicated in the
IRQ FLAG register and are effective if not disabled.
8
ADCIN1
I/P
Analogue to digital converter input 1 (ADC1)
9
ADCIN2
I/P
Analogue to digital converter input 2 (ADC2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com