データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STA369BWS データシート(PDF) 31 Page - STMicroelectronics

部品番号 STA369BWS
部品情報  2.1-channel 40-watt high-efficiency digital audio system Sound Terminal?
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA369BWS データシート(HTML) 31 Page - STMicroelectronics

Back Button STA369BWS Datasheet HTML 27Page - STMicroelectronics STA369BWS Datasheet HTML 28Page - STMicroelectronics STA369BWS Datasheet HTML 29Page - STMicroelectronics STA369BWS Datasheet HTML 30Page - STMicroelectronics STA369BWS Datasheet HTML 31Page - STMicroelectronics STA369BWS Datasheet HTML 32Page - STMicroelectronics STA369BWS Datasheet HTML 33Page - STMicroelectronics STA369BWS Datasheet HTML 34Page - STMicroelectronics STA369BWS Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 89 page
background image
STA369BWS
Register description
Doc ID 16861 Rev 4
31/89
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers maps each I2S input channel to its corresponding processing channel.
6.1.3
Configuration register C (addr 0x02)
FFX power output mode
The FFX power output mode selects how the FFX output timing is configured.
Different power devices use different output modes.
FFX compensating pulse size register
Table 21.
Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0
C1IM
0: processing channel 1 receives left I2S Input
1: processing channel 1 receives right I2S Input
7R/W
1
C2IM
0: processing channel 2 receives left I2S Input
1: processing channel 2 receives right I2S Input
D7
D6
D5
D4
D3
D2
D1
D0
OCRB
Reserved
CSZ3
CSZ2
CSZ1
CSZ0
OM1
OM0
10
01
011
1
Table 22.
FFX power output mode
Bit
R/W
RST
Name
Description
0
R/W
1
OM0
Selects configuration of FFX output:
00: drop compensation
01: discrete output stage: tapered compensation
10: full-power mode
11: variable drop compensation (CSZx bits)
1R/W
1
OM1
Table 23.
FFX compensating pulse size bits
Bit
R/W
RST
Name
Description
2R/W
1
CSZ0
When OM[1,0] = 11, this register determines the
size of the FFX compensating pulse from 0 clock
ticks to 15 clock periods.
3R/W
1
CSZ1
4R/W
1
CSZ2
5R/W
0
CSZ3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com