データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TDA7590 データシート(PDF) 10 Page - STMicroelectronics

部品番号 TDA7590
部品情報  Digital signal processing IC for speech and audio applications
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7590 データシート(HTML) 10 Page - STMicroelectronics

Back Button TDA7590_09 Datasheet HTML 6Page - STMicroelectronics TDA7590_09 Datasheet HTML 7Page - STMicroelectronics TDA7590_09 Datasheet HTML 8Page - STMicroelectronics TDA7590_09 Datasheet HTML 9Page - STMicroelectronics TDA7590_09 Datasheet HTML 10Page - STMicroelectronics TDA7590_09 Datasheet HTML 11Page - STMicroelectronics TDA7590_09 Datasheet HTML 12Page - STMicroelectronics TDA7590_09 Datasheet HTML 13Page - STMicroelectronics TDA7590_09 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 42 page
background image
Pin description
TDA7590
10/42
52
HAD[6]
I/O
Host 8-bit data line 6. Host data bus and/or address lines when in multiplexed
mode.
53
HAD[5]
I/O
Host 8-bit data line 5. Host data bus and/or address lines when in multiplexed
mode.
54
HAD[4]
I/O
Host 8-bit data line 4. Host data bus and/or address lines when in multiplexed
mode.
55
COREVDD
I
Core power supply.
56
COREVSS
I
Core ground.
57
HAD[3]
I/O
Host 8-bit data line 3. Host data bus and/or address lines when in multiplexed
mode.
58
HAD[2]
I/O
Host 8-bit data line 2. Host data bus and/or address lines when in multiplexed
mode.
59
HAD[1]
I/O
Host 8-bit data line 1. Host data bus and/or address lines when in multiplexed
mode.
60
HAD[0]
I/O
Host 8-bit data line 0. Host data bus and/or address lines when in multiplexed
mode.
61
AA[3]
O
Address attributes line 3.Port A address attributes/chip select pins with
programmable polarity.
62
AA[2]
O
Address attributes line 2.Port A address attributes/chip select pins with
programmable polarity.
63
BR_N
O
Bus request. Asserted when port A requires bus mastership to perform off-
chip accesses.
64
BB_N
I/O
Bus busy. Asserted by port A when bus_busy_in_n is negated and BG_N is
asserted.
65
IOVDD
I
IO power supply.
66
IOVSS
I
IO ground.
67
WEN_N
O
Write enable.
68
OEN_N
O
Output enable.
69
AA[1]
O
Address attributes line 1.Port A address attributes/chip select pins with
programmable polarity.
70
AA[0]
O
Address attributes line 0.Port A address attributes/chip select pins with
programmable polarity.
71
BG_N
I
Bus grant. When asserted, Port A becomes the bus master elect. Bus
mastership
is attained when bus busy is negated by the current bus master.
72
AB[0]
O
Address bus line 0. Port A external address bus.
73
AB[1]
O
Address bus line 1. Port A external address bus.
74
IOVDD
I
IO power supply.
75
IOVSS
I
IO ground.
76
AB[2]
O
Address bus line 2. Port A external address bus.
Table 2.
Pin function (continued)
Name
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com