データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SPEAR1340 データシート(PDF) 29 Page - STMicroelectronics

部品番号 SPEAR1340
部品情報  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 データシート(HTML) 29 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 25Page - STMicroelectronics SPEAR1340 Datasheet HTML 26Page - STMicroelectronics SPEAR1340 Datasheet HTML 27Page - STMicroelectronics SPEAR1340 Datasheet HTML 28Page - STMicroelectronics SPEAR1340 Datasheet HTML 29Page - STMicroelectronics SPEAR1340 Datasheet HTML 30Page - STMicroelectronics SPEAR1340 Datasheet HTML 31Page - STMicroelectronics SPEAR1340 Datasheet HTML 32Page - STMicroelectronics SPEAR1340 Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 200 page
background image
SPEAr1340
Device functions
Doc ID 023063 Rev 4
29/200
2.24
Camera input interfaces (CAM)
The SPEAr1340 device integrates 4 instances of a camera input (CAM) digital block,
identified as CAM1, CAM2, CAM3, CAM4.
Each CAM interface enables SPEAr1340 to interface with an external image sensor. An
incoming image is stored in CAMIF memory per a programmed mode, and then transferred
to external memory using system direct memory access.
Main features:
AMBA 2.0 compatible
Slave interface with connection to external system DMA
8-bit parallel data interface
YCbCr4:2:2, RGB888 packed, RGB888 un-packed, RGB565, JPEG mode
Video mode with all running frame
Compliant with ITU-R BT.601 (External synchronization) as well as ITU-R BT.656
(embedded synchronization)
Image cropping
Programmable polarity of pixel clock and external synchronization signals (HSYNCH,
VSYNCH)
Note:
For 1080p 30 Hz video maximum pixel clock frequency for CAM required is
(2x2200x1125x30)=148.5 MHz.
2.25
Video input parallel port (VIP)
The video input parallel port is used to interface with some external image sensors.
Incoming images are stored inside its internal FIFO as per some programmed mode and
then transferred to the external memory through the master interface.
Main features:
Supports HDMI, DVI, DP and CVBS
Supports output format RGB along with HSYNC, VSYNC and pixel clock
Clock polarity configuration provided (Positive edge/Negative edge)
HSYNC and VSYNC polarity configurable
Handling of data enable signal
Dual-port display in DVI mode for 16 bpp and 24 bpp supported
Input bit width 16 bpp, 24 bpp and 32 bpp supported
Only unpacked data format supported



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com