データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

KTPFPGMEVMEUG データシート(PDF) 22 Page - Freescale Semiconductor, Inc

部品番号 KTPFPGMEVMEUG
部品情報  KITPFPGMEVME Programmer for PF Series Devices
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

KTPFPGMEVMEUG データシート(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button KTPFPGMEVMEUG Datasheet HTML 18Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 19Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 20Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 21Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 22Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 23Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 24Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 25Page - Freescale Semiconductor, Inc KTPFPGMEVMEUG Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 48 page
background image
KTPFPGMEVMEUG, Rev. 2.0
22
Freescale Semiconductor
Graphical User Interface Description
Linear regulators can be programmed using the LINEAR sub-tab. It enables the user to control the output voltage
and the start-up sequence of the regulators as well as an option to choose standby and low power mode.
Figure 22. LDO Regulators Tab
The Interrupts tab provides user access to the four interrupt registers in PF0100 functional register map. The user
can choose to read the interrupts by pressing on the “Read Interrupt x” button.
Each interrupt is latched so that even if the interrupt source becomes inactive, the interrupt will remain set until
cleared. Each interrupt can be cleared by writing a "1" to the appropriate bit in the Interrupt Status register. This
will also cause the INTB pin to go high.
Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt
bit goes high, the INTB pin will not go low. A masked interrupt can still be read from the Interrupt Status register.
The sense registers contain status and input sense bits so the system processor can poll the current state of
interrupt sources. They are read only, and neither latched nor clearable.
The user may choose to press the “Poll Interrupt x” control to read the Interrupts tab every 500ms.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com