データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7655AST データシート(PDF) 24 Page - Analog Devices

部品番号 AD7655AST
部品情報  Low Cost, 4-Channel, 16-Bit 1 MSPS PulSAR짰 ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7655AST データシート(HTML) 24 Page - Analog Devices

Back Button AD7655AST Datasheet HTML 20Page - Analog Devices AD7655AST Datasheet HTML 21Page - Analog Devices AD7655AST Datasheet HTML 22Page - Analog Devices AD7655AST Datasheet HTML 23Page - Analog Devices AD7655AST Datasheet HTML 24Page - Analog Devices AD7655AST Datasheet HTML 25Page - Analog Devices AD7655AST Datasheet HTML 26Page - Analog Devices AD7655AST Datasheet HTML 27Page - Analog Devices AD7655AST Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
AD7655
Rev. B | Page 24 of 28
MICROPROCESSOR INTERFACING
The AD7655 is ideally suited for traditional dc measurement
applications supporting a microprocessor and for ac signal
processing applications interfacing to a digital signal processor.
The AD7655 is designed to interface with either a parallel
8-bit-wide or 16-bit-wide interface, a general-purpose serial port,
or I/O ports on a microcontroller. A variety of external buffers
can be used with the AD7655 to prevent digital noise from
coupling into the ADC. The following section describes the use of
the AD7655 with an SPI-equipped DSP, the ADSP-219x.
SPI INTERFACE (ADSP-219X)
Figure 33 shows an interface diagram between the AD7655 and
the SPI1-equipped ADSP-219x. To accommodate the slower
speed of the DSP, the AD7655 acts as a slave device and data
must be read after conversion. This mode also allows the daisy-
chain feature to be used. The convert command can be initiated
in response to an internal timer interrupt. The 32-bit output
data is read with two serial peripheral interface (SPI) 16-bit
wide accesses. The reading process can be initiated in response
to the end of conversion signal (BUSY going low) using an
interrupt line of the DSP. The SPI on the ADSP-219x is
configured for master mode—(MSTR) = 1, Clock Polarity bit
(CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt
Enable (TIMOD) = 00—by writing to the SPI control register
(SPICLTx). To meet all timing requirements, the SPI clock
should be limited to 17 Mbps, which allows it to read an ADC
result in less than 1 μs. When a higher sampling rate is desired,
use of one of the parallel interface modes is recommended.
AD7655*
ADSP-219x*
SER/PAR
PFx
MISOx
SCKx
PFx or TFSx
BUSY
SDOUT
SCLK
CNVST
EXT/INT
CS
RD
INVSCLK
DVDD
*ADDITIONAL PINS OMITTED FOR CLARITY
SPIxSEL (PFx)
Figure 33. Interfacing the AD7655 to SPI Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com