MPC8306S datasheet(32/70 Pages) FREESCALE

部品番号	MPC8306S

部品情報	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	70 Pages

Scroll/Zoom	100%

メーカー	FREESCALE [Freescale Semiconductor, Inc]

ホームページ	http://www.freescale.com

Logo

32 / 70 page

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

Freescale Semiconductor

USB

The following figures provide the AC test load and signals for the USB, respectively.

Figure 23. USB AC Test Load

Figure 24. USB Signals

USB clock to output valid—USBDR_STP

tUSKHOV

—7.5

—

Output hold from USB clock—all outputs

tUSKHOX

2—

—

Note

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tUSIXKH symbolizes USB timing

(USB) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, tUSKHOX

symbolizes us timing (USB) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or

output hold time.

Table 31. USB General Timing Parameters (continued)

Parameter

Symbol1

Min

Max

Unit

Note

Output

Z0 = 50 

OVDD/2

RL = 50 

Output Signals

tUSKHOV

USBDR_CLK

Input Signals

tUSIXKH

tUSIVKH

tUSKHOX

MPC8306S データシート(PDF) 32 Page - Freescale Semiconductor, Inc

MPC8306S データシート(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

データシートダウンロード