データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8S103F2U6TR データシート(PDF) 59 Page - STMicroelectronics

部品番号 STM8S103F2U6TR
部品情報  Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S103F2U6TR データシート(HTML) 59 Page - STMicroelectronics

Back Button STM8S103F2U6TR Datasheet HTML 55Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 56Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 57Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 58Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 59Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 60Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 61Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 62Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 113 page
background image
Unit
Max
(1)
Typ
Conditions
Parameter
Symbol
48
(6)
HSI
(after
Flash in operating
mode
(5)
MVR voltage
regulator
off
(4)
Wakeup time active
halt mode to run
mode
(3)
wakeup)
50
(6)
HSI
(after
Flash in
power-down
MVR voltage
regulator
Wakeup time active
halt mode to run
wakeup)
mode
(5)
off
(4)
mode
(3)
52
Flash in operating mode
(5)
Wakeup time from
halt mode to run
tWU(H)
54
Flash in power-down mode
(5)
mode
(3)
(1) Data guaranteed by design, not tested in production.
(2) t
WU(WFI) = 2 x 1/fmaster + 6 x 1/fCPU.
(3) Measured from interrupt event to interrupt vector fetch.
(4) Configured by the REGAH bit in the CLK_ICKR register.
(5) Configured by the AHALT bit in the FLASH_CR1 register.
(6) Plus 1 LSI clock depending on synchronization.
Total current consumption and timing in forced reset state
10.3.2.6
Table 30: Total current consumption and timing in forced reset state
Unit
Max
(1)
Typ
Conditions
Parameter
Symbol
μA
400
VDD = 5 V
Supply current in reset
state
(2)
IDD(R)
300
VDD = 3.3 V
μs
150
Reset pin release to
vector fetch
tRESETBL
(1) Data guaranteed by design, not tested in production.
(2) Characterized with all I/Os tied to V
SS.
Current consumption of on-chip peripherals
10.3.2.7
Subject to general operating conditions for VDD and TA.
59/113
DocID15441 Rev 6
Electrical characteristics
STM8S103K3 STM8S103F3 STM8S103F2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com