| データシートサーチシステム |
|
STM8S103F2U6TR データシート(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2U6TR データシート(HTML) 79 Page - STMicroelectronics |
|
79 / 113 page ![]() Figure 37: Typical NRST pull-up current vs VDD @ 4 temperatures The reset network shown in the following figure protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in the I/O port pin characteristics section. Otherwise the reset is not taken into account internally. Figure 38: Recommended reset pin protection External reset circuit (optional) 0.1 μF NRST VDD RPU Filter Internal reset STM8 SPI serial peripheral interface 10.3.8 Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature, fMASTER frequency and VDD supply voltage conditions. tMASTER = 1/fMASTER. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO). 79/113 DocID15441 Rev 6 Electrical characteristics STM8S103K3 STM8S103F3 STM8S103F2 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |