AS3687 datasheet(43/55 Pages) AMSCO

43 / 55 page

AS3687/87XM

Datasheet

www.austriamicrosystems.com/AS3687

1v3-4

42 - 54

Audio output (only AS3687XM)

Addr: 48h

Audio controlled LED input control

Bit

Bit Name

Default

Access

Description

2:0

rgb_amplitude

000b

R/W

RGB output amplitude control (in % of selected output

current) – master amplitude control

000 6.25%

001 12.5%

010 25%

011 50%

100 75%

101 87.5%

110 93.75%

111 100%

curr3x_out

R/W

Audio sync enable for CURR30-CURR32

0 off

1 on, ADC continuously running with f=500kHz

curr126_out

R/W

Audio sync enable for CURR1, CURR2, CURR6

0 off

1 on, ADC continuously running with f=500kHz

7.7

Power-On Reset

The internal reset is controlled by two sources:

VBAT Supply

Serial interface state (SCL, SDA)

The internal reset is forced if VBAT is low or if both interface pins (SCL, SDA) are low for more than 100ms. The

device enters shutdown mode, when SCL and SDA remain low.

The reset levels control the state of all registers. As long as VBAT and SCL/SDA are below their reset thresholds,

the register contents are set to default. Access by serial interface is possible once the reset thresholds are

exceeded.

Figure

33 – Zero Power Device Wakeup block diagram

Serial

Interface

Logic

1-10k

VDD_I/F

CLK

DATA

Zero Power

Device Wakeup

shutdn_disab

debounce

timer

1ms/100ms

power-on to internal

references and V2_5 LDO

VBAT

V2_5

VBAT

fast_shutdwn

VBAT

V2_5

VBAT

AS3687 データシート(PDF) 43 Page - ams AG

AS3687 データシート(HTML) 43 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

データシートダウンロード

リンク URL

AS3687 データシート(PDF) 43 Page - ams AG

AS3687 データシート(HTML) 43 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

データシート ダウンロード

リンク URL

データシートダウンロード