データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

82C55 データシート(PDF) 2 Page - Intel Corporation

部品番号 82C55
部品情報  CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTEL [Intel Corporation]
ホームページ  http://www.intel.com
Logo INTEL - Intel Corporation

82C55 データシート(HTML) 2 Page - Intel Corporation

  82C55 Datasheet HTML 1Page - Intel Corporation 82C55 Datasheet HTML 2Page - Intel Corporation 82C55 Datasheet HTML 3Page - Intel Corporation 82C55 Datasheet HTML 4Page - Intel Corporation 82C55 Datasheet HTML 5Page - Intel Corporation 82C55 Datasheet HTML 6Page - Intel Corporation 82C55 Datasheet HTML 7Page - Intel Corporation 82C55 Datasheet HTML 8Page - Intel Corporation 82C55 Datasheet HTML 9Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 23 page
background image
82C55A
Table 1 Pin Description
Symbol
Pin Number
Type
Name and Function
Dip
PLCC
PA3–0
1–4
2–5
I O
PORT A PINS 0 – 3
Lower nibble of an 8-bit data output latch
buffer and an 8-bit data input latch
RD
56
I
READ CONTROL
This input is low during CPU read operations
CS
67
I
CHIP SELECT
A low on this input enables the 82C55A to
respond to RD and WR signals RD and WR are ignored
otherwise
GND
7
8
System Ground
A1–0
8–9
9–10
I
ADDRESS
These input signals in conjunction RD and WR
control the selection of one of the three ports or the control
word registers
A1
A0
RD
WR
CS
Input Operation (Read)
00010
Port A - Data Bus
01010
Port B - Data Bus
10010
Port C - Data Bus
11010
Control Word - Data Bus
Output Operation (Write)
00100
Data Bus - Port A
01100
Data Bus - Port B
10100
Data Bus - Port C
11100
Data Bus - Control
Disable Function
XXXX
1
Data Bus-3- State
X
X
1
1
0
Data Bus-3- State
PC7–4
10 – 13
1113 – 15
IO
PORT C PINS 4 – 7
Upper nibble of an 8-bit data output latch
buffer and an 8-bit data input buffer (no latch for input) This port
can be divided into two 4-bit ports under the mode control Each
4-bit port contains a 4-bit latch and it can be used for the control
signal outputs and status signal inputs in conjunction with ports
A and B
PC0–3
14–17
16–19
I O
PORT C PINS 0 – 3
Lower nibble of Port C
PB0-7
18 – 25
20 – 22
IO
PORT B PINS 0 – 7
An 8-bit data output latchbuffer and an 8-
24 – 28
bit data input buffer
VCC
26
29
SYSTEM POWER a
5V Power Supply
D7–0
27 – 34
30 – 33
IO
DATA BUS
Bi-directional tri-state data bus lines connected to
35 – 38
system data bus
RESET
35
39
I
RESET
A high on this input clears the control register and all
ports are set to the input mode
WR
36
40
I
WRITE CONTROL
This input is low during CPU write
operations
PA7–4
37–40
41–44
I O
PORT A PINS 4 – 7
Upper nibble of an 8-bit data output latch
buffer and an 8-bit data input latch
NC
1 12
No Connect
23 34
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com