AN910 datasheet(25/51 Pages) STMICROELECTRONICS

25 / 51 page

25/51

ST7 AND ST9 PERFORMANCE BENCHMARKING

7 MCU CORE ARCHITECTURE ANALYSIS

This section presents, for the different MCUs, the main parameters of the core architecture

which are significant for benchmark result analysis.

7.1 PARAMETER DESCRIPTION

The significant parameters of core architecture are the following ones:

On-chip/Off-chip buses

- on-chip buses

address bus size

data/program memory bus sizes

- off-chip buses (if any)

address bus size

data/program memory bus size

multiplexing

Memory Spaces

Harvard organization

Von Neumann organization

- special register space (if any)

- data/program memory spaces

- interrupt vector table location and size

Arithmetic Logic Unit

datapath size

- standard operations

- special functions and performance

Instruction processing

Standard

Prefetch mechanism

- queue size

- predecoding (if any)

- address alignment

Cpu internal buses

address bus size, data bus size

Instruction set

Cisc/Risc encoding

- Clock Per Instruction (CPI)

- average Clock Per Instruction

- Instruction Length (IL)

- average Instruction Length

- special addressing modes

- special instructions

Programming model

Accumulator(s)

Mixed register file/accumulator

- list of registers (they may be outside the cpu)

- multitasking capabilities

MOVE Rd,Rs

ADD

Rd,#2

+ / x

LDAA

#8, X

ADDA #A0

CPU

AN910 データシート(PDF) 25 Page - STMicroelectronics

AN910 データシート(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

データシートダウンロード