データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0312 データシート(PDF) 228 Page - STMicroelectronics

部品番号 RM0312
部品情報  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 データシート(HTML) 228 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 224Page - STMicroelectronics RM0312 Datasheet HTML 225Page - STMicroelectronics RM0312 Datasheet HTML 226Page - STMicroelectronics RM0312 Datasheet HTML 227Page - STMicroelectronics RM0312 Datasheet HTML 228Page - STMicroelectronics RM0312 Datasheet HTML 229Page - STMicroelectronics RM0312 Datasheet HTML 230Page - STMicroelectronics RM0312 Datasheet HTML 231Page - STMicroelectronics RM0312 Datasheet HTML 232Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 275 page
background image
Universal synchronous/asynchronous receiver transmitter (USART)
RM0312
228/275
DocID022352 Rev 3
21.3.1
USART character description
Word length may be selected as being either 8 or 9 bits by programming the M bit in the
USART_CR1 register (see Figure 82).
The USART_TX pin is in low state during the start bit. It is in high state during the STOP bit.
An Idle character is interpreted as an entire frame of “1”s (the number of “1” ‘s includes the
start bit, the number of data bits and the number of STOP bits).
A Break character is interpreted on receiving “0”s for a frame period. At the end of the
break frame the transmitter inserts either 1 or 2 STOP bits (logic “1” bit) to acknowledge the
start bit.
Transmission and reception are driven by a common baud rate generator, the clock for each
is generated when the enable bit is set respectively for the transmitter and receiver.
The details of each block is given below.
Figure 82. Word length programming
Bit0
Bit1
Bit2
Bit3
Bit4
Bit5
Bit6
Bit7
Bit8
Start
Bit
STOP
Bit
Next
Start
Bit
Idle Frame
Bit0
Bit1
Bit2
Bit3
Bit4
Bit5
Bit6
Bit7
Start
Bit
STOP
Bit
Next
Start
Bit
Idle frame
Start
Bit
9-bit word length (M bit is set), 1 STOP bit
8-bit word length (M bit is reset), 1 STOP bit
Possible
parity
bit
Possible
Parity
Bit
Break Frame
Start
Bit
Extra
’1’
Data Frame
Break frame
Start
Bit
Extra
’1’
Data Frame
Next data frame
Next data frame
Start
Bit
****
** LBCL bit controls last data clock pulse
CLOCK
CLOCK
** LBCL bit controls last data clock pulse
**
**



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com