| データシートサーチシステム |
|
M35502AFP データシート(PDF) 9 Page - Mitsubishi Electric Semiconductor |
|
|
|||||||||||||||||||||||||||||
M35502AFP データシート(HTML) 9 Page - Mitsubishi Electric Semiconductor |
|
9 / 16 page ![]() 9 MITSUBISHI LINEAR IC’s M35502AFP FLD CONTROLLER CLOCK GENERATING CIRCUIT Oscillating circuit is built up by connecting a capacitor between pins OSC and VSS. When supplying a clock externally, input it to the OSC pin. Fig.10 CR generating circuit Fig.11 External clock input circuit HANDLING OF UNUSED PINS Handle unused pins as the follow. Pin Segment Digit Analog input Handling Open Open Connect to VCC or VSS through a resistor. Table 2 Handling of unused pins POWER-ON RESET Reset can be performed automatically during power on (power-on reset) by the built-in power-on reset circuit. Fig.12 Power-on reset OSC COSC OSC VCC VSS External oscillation circuit VDD Reset state Internal reset signal Reset released Poweron |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |