データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST-PLC-AFE データシート(PDF) 11 Page - STMicroelectronics

部品番号 ST-PLC-AFE
部品情報  Power-line communication, analog front-end
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST-PLC-AFE データシート(HTML) 11 Page - STMicroelectronics

Back Button ST-PLC-AFE Datasheet HTML 7Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 8Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 9Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 10Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 11Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 12Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 13Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 14Page - STMicroelectronics ST-PLC-AFE Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 58 page
background image
DocID028727 Rev 1
11/58
ST-PLC-AFE
General description
58
2.2
Tx block
The Tx block is divided into an internal DAC, an internal fourth-order filter, a programmable
amplifier, and a power liner driver. There are two ways to drive this transmission line:
1.
The internal DAC driving mode, achieved through the SPI interface and the internal
10-bit DAC.
2.
Using an external driving mode where the signal received by the ST-PLC-AFE is purely
analog, coming from an external MCU DAC. This signal is applied on the TX_INP input
pin.
Tx PGA can be configured through the SPI to operate as an attenuator or to work in
follower. The gain steps of the Tx PGA are 6 dB, 0 dB, -18 dB, and -36 dB. The gain can be
programmed through the TX_PGA1<1:0> bits in the Gain register.
The Tx_filter is a unity-gain, fourth-order, low-pass filter. Its cutoff frequency is selectable
between CENELEC A or CENELEC B, C, or D modes. The selection of the band is
achieved through the BAND_SEL bit in the Enable register.
2.2.1
Internal DAC driving mode
The ST-PLC-AFE accepts serial data from the microprocessor and writes the data to the
internal DAC registers. Operating in DAC mode results in the lowest distortion signal
injected onto the AC mains. DAC mode is selected by setting the DAC_EN bit in the Enable
register to 1. Figure 5 and Figure 6 show the connection to the power line while using the
internal DAC in differential mode and in single-ended mode respectively.
Figure 5. Connection to the power line in differential mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com